Image encryption algorithm based on the dynamic RNA computing and a new chaotic map

IF 2.2 3区工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Integration-The Vlsi Journal Pub Date : 2024-12-18 DOI:10.1016/j.vlsi.2024.102336

Shuang Zhou , Yi Wei , Yingqian Zhang , Herbert Ho-Ching Iu , Hao Zhang

引用次数: 0

Abstract

Mathematical challenges and biotechnology form the foundation of RNA-based encryption, which makes it more difficult to crack. Therefore, we propose a novel dynamic RNA computing-based chaotic image encryption algorithm. First, a new 2D chaotic system is presented and it has larger positive Lyapunov exponents and a broader chaotic interval than the typical 2D map. Moreover, it is realized on DSP hardware and passed NIST random test. Therefore, it is well suitable as a pseudo-random number for cryptosystem. Then, a novel dynamic RNA computing method based on the proposed map is designed for image encryption. Experimental results exhibit the novel cryptosystem has higher security than other related schemes.

查看原文本刊更多论文

求助全文

约1分钟内获得全文求助全文

来源期刊

Integration-The Vlsi Journal 工程技术-工程：电子与电气

CiteScore

3.80

自引率

5.30%

发文量

107

审稿时长

6 months

期刊介绍： Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.