Fpga implementation of an efficient phase shift beamformer for narrow band sub-GHz applications

IF 1.2 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
P. Jeyakumar, K. Sudhakar, P. Thanapal, C. Navaneethan, S. Meenatchi
{"title":"Fpga implementation of an efficient phase shift beamformer for narrow band sub-GHz applications","authors":"P. Jeyakumar,&nbsp;K. Sudhakar,&nbsp;P. Thanapal,&nbsp;C. Navaneethan,&nbsp;S. Meenatchi","doi":"10.1007/s10470-025-02308-0","DOIUrl":null,"url":null,"abstract":"<div><p>To improve the received signal strength beams are formed by multi-element arrays. These beams are focused on the direction of arriving signals, with an intention of maximizing the received signal power. The signals with noise and interference arrived from a distinct direction will be estimated by Uniform Linear Array (ULA) with 10 antenna elements. The earlier signal will be phase-shifted with the help of phase shift beamformer. The Coordinate Rotation Digital Computer (CORDIC) algorithm is used compute the vector angle in signal cluster. The CORDIC algorithm is employed determint the phase shift and frequency offset. The beamformer assumes that incoming signal are narrow banded, a phase shift can estimate the required delay and preserve the incoming signal strength. The beamformer circuit is designed in Xilinx Vivado for simulation and synthesized using both Virtex-7 device and their results are compared with exisiting methods, which is evidence that the proposed design is formidable pertaining to power and delay. This design can operate at 100 MHZ with total on-chip power consumption of 725 mW.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":"122 2","pages":""},"PeriodicalIF":1.2000,"publicationDate":"2025-01-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-025-02308-0","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

To improve the received signal strength beams are formed by multi-element arrays. These beams are focused on the direction of arriving signals, with an intention of maximizing the received signal power. The signals with noise and interference arrived from a distinct direction will be estimated by Uniform Linear Array (ULA) with 10 antenna elements. The earlier signal will be phase-shifted with the help of phase shift beamformer. The Coordinate Rotation Digital Computer (CORDIC) algorithm is used compute the vector angle in signal cluster. The CORDIC algorithm is employed determint the phase shift and frequency offset. The beamformer assumes that incoming signal are narrow banded, a phase shift can estimate the required delay and preserve the incoming signal strength. The beamformer circuit is designed in Xilinx Vivado for simulation and synthesized using both Virtex-7 device and their results are compared with exisiting methods, which is evidence that the proposed design is formidable pertaining to power and delay. This design can operate at 100 MHZ with total on-chip power consumption of 725 mW.

Abstract Image

用于窄带sub-GHz应用的高效移相波束形成器的Fpga实现
为了提高接收信号的强度,采用多单元阵列形成波束。这些波束聚焦于到达信号的方向,目的是最大限度地提高接收到的信号功率。采用10个天线单元的均匀线性阵列(ULA)对来自不同方向的噪声和干扰信号进行估计。在移相波束形成器的帮助下,将早期信号移相。采用坐标旋转数字计算机(CORDIC)算法计算信号簇中的矢量角。采用CORDIC算法确定相移和频偏。波束形成器假设输入信号是窄带的,相移可以估计所需的延迟并保持输入信号的强度。在Xilinx Vivado中设计了波束形成电路,并使用Virtex-7器件进行了仿真和合成,并将其结果与现有方法进行了比较,证明了所提出的设计在功率和延迟方面是强大的。该设计可在100 MHZ下工作,片上总功耗为725 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信