A 36-Gb/s 1.6-pJ/b PAM-3 Transmitter Leveraging Digital Logic Cells and 4-Tap FFE in 22-nm CMOS

IF 5.2 1区工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC

IEEE Transactions on Circuits and Systems I: Regular Papers Pub Date : 2024-12-04 DOI:10.1109/TCSI.2024.3509802

Philex Ming-Yan Fan;Ming-Xun Wang;Wei-Ting Lin;Yao-Chia Liu

{"title":"A 36-Gb/s 1.6-pJ/b PAM-3 Transmitter Leveraging Digital Logic Cells and 4-Tap FFE in 22-nm CMOS","authors":"Philex Ming-Yan Fan;Ming-Xun Wang;Wei-Ting Lin;Yao-Chia Liu","doi":"10.1109/TCSI.2024.3509802","DOIUrl":null,"url":null,"abstract":"The first 36-Gb/s transmitter with differential outputs leveraging the three-level pulse amplitude modulation (PAM-3) and digital logic cells is investigated in this study. The employment of digital logic cells simplifies design complexity, enabling the transmitter to achieve an energy efficiency of 1.6pJ/bit under a 1-V supply, and 0.88 pJ/bit when solely considering the data path. The measurement of data rates and energy efficiencies is conducted using an external power supply, omitting an on-chip voltage regulator. The proposed transmitter adopts a 3-bit to 2 unit-intervals (UIs) encoding scheme, considering factors of power consumption, design complexity, area, and bit efficiency. The circuit macro is fabricated in 22nm standard CMOS technology and occupies an area of 0.025mm2 for the transmitter only, and 0.055mm2 for both the transmitter and T-coils. The utilization of 4-tap feedforward equalizer (FFE) yields enhancement in eye opening area, achieving a substantial 96.5% increase at 33Gb/s of data rate and 300% at 34.5Gb/s. The eye measurements are conducted using a pair of 0.914-meter cables.","PeriodicalId":13039,"journal":{"name":"IEEE Transactions on Circuits and Systems I: Regular Papers","volume":"72 1","pages":"365-373"},"PeriodicalIF":5.2000,"publicationDate":"2024-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems I: Regular Papers","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10777857/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

Abstract

The first 36-Gb/s transmitter with differential outputs leveraging the three-level pulse amplitude modulation (PAM-3) and digital logic cells is investigated in this study. The employment of digital logic cells simplifies design complexity, enabling the transmitter to achieve an energy efficiency of 1.6pJ/bit under a 1-V supply, and 0.88 pJ/bit when solely considering the data path. The measurement of data rates and energy efficiencies is conducted using an external power supply, omitting an on-chip voltage regulator. The proposed transmitter adopts a 3-bit to 2 unit-intervals (UIs) encoding scheme, considering factors of power consumption, design complexity, area, and bit efficiency. The circuit macro is fabricated in 22nm standard CMOS technology and occupies an area of 0.025mm2 for the transmitter only, and 0.055mm2 for both the transmitter and T-coils. The utilization of 4-tap feedforward equalizer (FFE) yields enhancement in eye opening area, achieving a substantial 96.5% increase at 33Gb/s of data rate and 300% at 34.5Gb/s. The eye measurements are conducted using a pair of 0.914-meter cables.

查看原文本刊更多论文

利用数字逻辑单元和22纳米CMOS的4分频FFE的36gb /s 1.6 pj /b PAM-3发射机

本研究研究了第一个36gb /s差分输出的发射器，利用三电平脉冲幅度调制（PAM-3）和数字逻辑单元。数字逻辑单元的使用简化了设计的复杂性，使发射器在1 v电源下实现1.6pJ/bit的能量效率，在单独考虑数据路径时实现0.88 pJ/bit的能量效率。数据速率和能源效率的测量是使用外部电源进行的，省略了片上电压调节器。考虑到功耗、设计复杂度、面积和比特效率等因素，本文提出的发射机采用3-bit ~ 2 unit-interval （ui）编码方案。电路宏采用22nm标准CMOS技术制造，仅发射机占用0.025mm2的面积，发射机和t线圈占用0.055mm2的面积。4分路前馈均衡器（FFE）的使用增强了睁眼面积，在33Gb/s数据速率下实现了96.5%的大幅增长，在34.5Gb/s数据速率下实现了300%的大幅增长。眼睛测量使用一对0.914米长的电缆进行。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

IEEE Transactions on Circuits and Systems I: Regular Papers 工程技术-工程：电子与电气

CiteScore

9.80

自引率

11.80%

发文量

441

审稿时长

2 months

期刊介绍： TCAS I publishes regular papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: - Circuits: Analog, Digital and Mixed Signal Circuits and Systems - Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic - Circuits and Systems, Power Electronics and Systems - Software for Analog-and-Logic Circuits and Systems - Control aspects of Circuits and Systems.