A Fast Transient Response Distributed Power Supply With Dynamic Output Switching for Power Side-Channel Attack Mitigation

IF 2.8 2区 工程技术 Q2 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Xingye Liu;Paul Ampadu
{"title":"A Fast Transient Response Distributed Power Supply With Dynamic Output Switching for Power Side-Channel Attack Mitigation","authors":"Xingye Liu;Paul Ampadu","doi":"10.1109/TVLSI.2024.3433429","DOIUrl":null,"url":null,"abstract":"We present a distributed power supply and explore its load transient response and power side-channel security improvements. Typically, countermeasures against power side-channel attacks (PSCAs) are based on specialized dc/dc converters, resulting in large power and area overheads and they are difficult to scale. Moreover, due to limited output voltage range and load regulation, it is not feasible to directly distribute these converters in multicore applications. Targeting those issues, our proposed converter is designed to provide multiple fast-responding voltages and use shared circuits to mitigate PSCAs. The proposed three-output dc/dc converter can deliver 0.33–0.92 V with up to 1 A to each load. Comparing with state-of-the-art power management works, our converter has \n<inline-formula> <tex-math>$2\\times $ </tex-math></inline-formula>\n load step response speed and \n<inline-formula> <tex-math>$4\\times $ </tex-math></inline-formula>\n reference voltage tracking speed. Furthermore, the converter requires \n<inline-formula> <tex-math>$9\\times $ </tex-math></inline-formula>\n less inductance and \n<inline-formula> <tex-math>$3\\times $ </tex-math></inline-formula>\n less output capacitance. In terms of PSCA mitigation, this converter reduces the correlation between input power trace and encryption load current by \n<inline-formula> <tex-math>$107\\times $ </tex-math></inline-formula>\n, which is \n<inline-formula> <tex-math>$3\\times $ </tex-math></inline-formula>\n better than the best standalone work, and it only induces 1.7% area overhead and 2.5% power overhead. The proposed work also increases minimum traces to disclose (MTDs) by \n<inline-formula> <tex-math>$1250\\times $ </tex-math></inline-formula>\n. Considering all the above, our work could be a great candidate to be employed in future multicore systems supplying varying voltages and resisting side-channel attacks. It is the first work bridging the gap between on-chip power management and side-channel security.","PeriodicalId":13425,"journal":{"name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","volume":"33 1","pages":"261-274"},"PeriodicalIF":2.8000,"publicationDate":"2024-09-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10689623/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

We present a distributed power supply and explore its load transient response and power side-channel security improvements. Typically, countermeasures against power side-channel attacks (PSCAs) are based on specialized dc/dc converters, resulting in large power and area overheads and they are difficult to scale. Moreover, due to limited output voltage range and load regulation, it is not feasible to directly distribute these converters in multicore applications. Targeting those issues, our proposed converter is designed to provide multiple fast-responding voltages and use shared circuits to mitigate PSCAs. The proposed three-output dc/dc converter can deliver 0.33–0.92 V with up to 1 A to each load. Comparing with state-of-the-art power management works, our converter has $2\times $ load step response speed and $4\times $ reference voltage tracking speed. Furthermore, the converter requires $9\times $ less inductance and $3\times $ less output capacitance. In terms of PSCA mitigation, this converter reduces the correlation between input power trace and encryption load current by $107\times $ , which is $3\times $ better than the best standalone work, and it only induces 1.7% area overhead and 2.5% power overhead. The proposed work also increases minimum traces to disclose (MTDs) by $1250\times $ . Considering all the above, our work could be a great candidate to be employed in future multicore systems supplying varying voltages and resisting side-channel attacks. It is the first work bridging the gap between on-chip power management and side-channel security.
基于动态输出开关的快速瞬态响应分布式电源侧信道攻击缓解
我们提出了一种分布式电源,并探讨了其负载暂态响应和功率侧信道安全性的改进。通常,针对功率侧信道攻击(psca)的对策是基于专门的dc/dc转换器,导致功率和面积开销较大,并且难以扩展。此外,由于输出电压范围和负载调节的限制,在多核应用中直接分布这些变换器是不可行的。针对这些问题,我们提出的转换器旨在提供多个快速响应电压,并使用共享电路来减轻psca。提出的三输出dc/dc变换器可以为每个负载提供0.33-0.92 V,最高为1 A。与最先进的电源管理工作相比,我们的转换器具有$2\倍的负载阶跃响应速度和$4\倍的参考电压跟踪速度。此外,转换器需要的电感减少9倍,输出电容减少3倍。在PSCA缓解方面,该转换器将输入功率迹线和加密负载电流之间的相关性降低了107倍,比最佳的独立工作好3倍,并且仅引起1.7%的面积开销和2.5%的功率开销。所提出的工作还将最小跟踪披露(MTDs)增加了1250美元。考虑到所有这些,我们的工作可能是未来多核系统中提供不同电压和抵抗侧通道攻击的一个很好的候选。这是第一个弥合片上电源管理和侧通道安全之间差距的工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
6.40
自引率
7.10%
发文量
187
审稿时长
3.6 months
期刊介绍: The IEEE Transactions on VLSI Systems is published as a monthly journal under the co-sponsorship of the IEEE Circuits and Systems Society, the IEEE Computer Society, and the IEEE Solid-State Circuits Society. Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels. To address this critical area through a common forum, the IEEE Transactions on VLSI Systems have been founded. The editorial board, consisting of international experts, invites original papers which emphasize and merit the novel systems integration aspects of microelectronic systems including interactions among systems design and partitioning, logic and memory design, digital and analog circuit design, layout synthesis, CAD tools, chips and wafer fabrication, testing and packaging, and systems level qualification. Thus, the coverage of these Transactions will focus on VLSI/ULSI microelectronic systems integration.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信