Novel junctionless GAA negative capacitance FET based on gate engineering aspects: analytical modeling and performance assessment

IF 2.2 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC
Ibrahim Rahmani, Zohir Dibi, Hichem Farhati, Faycal Djeffal
{"title":"Novel junctionless GAA negative capacitance FET based on gate engineering aspects: analytical modeling and performance assessment","authors":"Ibrahim Rahmani,&nbsp;Zohir Dibi,&nbsp;Hichem Farhati,&nbsp;Faycal Djeffal","doi":"10.1007/s10825-024-02241-x","DOIUrl":null,"url":null,"abstract":"<div><p>We present a new subthreshold analytical model for dual-material junctionless gate-all-around negative capacitance field-effect transistors (DM JL GAA NCFETs). The model accurately reproduces the electrostatic potential distribution, subthreshold current characteristics of the device, threshold voltage, and subthreshold slope. By solving the Landau–Khalatnikov (L–K) equation with Poisson’s equation, the model provides a precise analytical solution that aligns closely with numerical results. The impact of various parameters such as channel length, DM gate ratio, and ferroelectric layer thickness on the device subthreshold behavior is systematically analyzed. It is found that the strategic combination between the JL structure and NC effect can allow achieving enhanced device performance at the nanoscale level. The results demonstrate that the optimized DM JL GAA NCFET exhibits enhanced short-channel performance at nanoscale level, reduced subthreshold swing of 49 mV/dec, lower threshold voltage of 0.20 V, and reduced OFF-current of 1.5 × 10<sup>–5</sup> nA. Therefore, the proposed design framework strategy paves the way for designers not only to identify the appropriate DM gate configuration and the suitable ferroelectric material for the development of ultralow-power and high-performance nanoelectronic circuits.</p></div>","PeriodicalId":620,"journal":{"name":"Journal of Computational Electronics","volume":"24 1","pages":""},"PeriodicalIF":2.2000,"publicationDate":"2024-12-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Computational Electronics","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10825-024-02241-x","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

We present a new subthreshold analytical model for dual-material junctionless gate-all-around negative capacitance field-effect transistors (DM JL GAA NCFETs). The model accurately reproduces the electrostatic potential distribution, subthreshold current characteristics of the device, threshold voltage, and subthreshold slope. By solving the Landau–Khalatnikov (L–K) equation with Poisson’s equation, the model provides a precise analytical solution that aligns closely with numerical results. The impact of various parameters such as channel length, DM gate ratio, and ferroelectric layer thickness on the device subthreshold behavior is systematically analyzed. It is found that the strategic combination between the JL structure and NC effect can allow achieving enhanced device performance at the nanoscale level. The results demonstrate that the optimized DM JL GAA NCFET exhibits enhanced short-channel performance at nanoscale level, reduced subthreshold swing of 49 mV/dec, lower threshold voltage of 0.20 V, and reduced OFF-current of 1.5 × 10–5 nA. Therefore, the proposed design framework strategy paves the way for designers not only to identify the appropriate DM gate configuration and the suitable ferroelectric material for the development of ultralow-power and high-performance nanoelectronic circuits.

Abstract Image

求助全文
约1分钟内获得全文 求助全文
来源期刊
Journal of Computational Electronics
Journal of Computational Electronics ENGINEERING, ELECTRICAL & ELECTRONIC-PHYSICS, APPLIED
CiteScore
4.50
自引率
4.80%
发文量
142
审稿时长
>12 weeks
期刊介绍: he Journal of Computational Electronics brings together research on all aspects of modeling and simulation of modern electronics. This includes optical, electronic, mechanical, and quantum mechanical aspects, as well as research on the underlying mathematical algorithms and computational details. The related areas of energy conversion/storage and of molecular and biological systems, in which the thrust is on the charge transport, electronic, mechanical, and optical properties, are also covered. In particular, we encourage manuscripts dealing with device simulation; with optical and optoelectronic systems and photonics; with energy storage (e.g. batteries, fuel cells) and harvesting (e.g. photovoltaic), with simulation of circuits, VLSI layout, logic and architecture (based on, for example, CMOS devices, quantum-cellular automata, QBITs, or single-electron transistors); with electromagnetic simulations (such as microwave electronics and components); or with molecular and biological systems. However, in all these cases, the submitted manuscripts should explicitly address the electronic properties of the relevant systems, materials, or devices and/or present novel contributions to the physical models, computational strategies, or numerical algorithms.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信