Sasi Kiran Suddarsi, K. J. Dhanaraj, Gopi Krishna Saramekala
{"title":"Investigation of recessed-source/drain SOI feedback FET-based integrate and fire neuron circuit with compact model of threshold switching devices","authors":"Sasi Kiran Suddarsi, K. J. Dhanaraj, Gopi Krishna Saramekala","doi":"10.1002/jnm.3295","DOIUrl":null,"url":null,"abstract":"<p>In this article, the investigation of recessed-source/drain (Re-S/D) SOI feedback FET (FBFET)-based integrate and fire (IF) neuron circuit parameters is presented using a threshold switching device compact model. FBFETs offer high <i>I</i><sub>ON</sub> and low SS with minimal power consumption, operating efficiently at lower voltages and currents than conventional MOSFETs. Utilizing <i>I</i><sub>ON</sub>/<i>I</i><sub>OFF</sub> ratio and threshold voltage limits (<i>V</i><sub><i>t</i>2</sub><i>/V</i><sub><i>t</i>1</sub>) of the device, a model is developed to mimic hysteresis characteristics, which is then used to implement an IF neuron circuit. Our findings show that altering the Re-S/D thickness between 0 and 50 nm enhances the <i>I</i><sub>ON</sub> of the device under study while decreasing hysteresis width. We detected a significant increase in output spike frequency of 46.8% and 65.14% for input current pulse amplitudes of 5 and 20 nA, respectively. Furthermore, increasing the Re-S/D thickness from 0 to 50 nm led to a significant 29.97% enhancement in spike amplitude. In addition, when using input current pulse amplitudes of 5 and 20 nA, we saw energy savings per spike of 3.36% and 12.7%, respectively. At the same time, there was an increase in power of 8.69% and 9.54%. These enhancements in performance metrics establish our proposed integrate and fire neuron circuit as a promising candidate for efficient neuromorphic system implementation.</p>","PeriodicalId":50300,"journal":{"name":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","volume":null,"pages":null},"PeriodicalIF":1.6000,"publicationDate":"2024-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Numerical Modelling-Electronic Networks Devices and Fields","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1002/jnm.3295","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In this article, the investigation of recessed-source/drain (Re-S/D) SOI feedback FET (FBFET)-based integrate and fire (IF) neuron circuit parameters is presented using a threshold switching device compact model. FBFETs offer high ION and low SS with minimal power consumption, operating efficiently at lower voltages and currents than conventional MOSFETs. Utilizing ION/IOFF ratio and threshold voltage limits (Vt2/Vt1) of the device, a model is developed to mimic hysteresis characteristics, which is then used to implement an IF neuron circuit. Our findings show that altering the Re-S/D thickness between 0 and 50 nm enhances the ION of the device under study while decreasing hysteresis width. We detected a significant increase in output spike frequency of 46.8% and 65.14% for input current pulse amplitudes of 5 and 20 nA, respectively. Furthermore, increasing the Re-S/D thickness from 0 to 50 nm led to a significant 29.97% enhancement in spike amplitude. In addition, when using input current pulse amplitudes of 5 and 20 nA, we saw energy savings per spike of 3.36% and 12.7%, respectively. At the same time, there was an increase in power of 8.69% and 9.54%. These enhancements in performance metrics establish our proposed integrate and fire neuron circuit as a promising candidate for efficient neuromorphic system implementation.
期刊介绍:
Prediction through modelling forms the basis of engineering design. The computational power at the fingertips of the professional engineer is increasing enormously and techniques for computer simulation are changing rapidly. Engineers need models which relate to their design area and which are adaptable to new design concepts. They also need efficient and friendly ways of presenting, viewing and transmitting the data associated with their models.
The International Journal of Numerical Modelling: Electronic Networks, Devices and Fields provides a communication vehicle for numerical modelling methods and data preparation methods associated with electrical and electronic circuits and fields. It concentrates on numerical modelling rather than abstract numerical mathematics.
Contributions on numerical modelling will cover the entire subject of electrical and electronic engineering. They will range from electrical distribution networks to integrated circuits on VLSI design, and from static electric and magnetic fields through microwaves to optical design. They will also include the use of electrical networks as a modelling medium.