A 10 MHz-BW 85 dB-SNDR 4th-order sturdy MASH 2-0 noise shaping SAR ADC with 2nd-order gain-error-shaping technique

IF 0.7 4区 工程技术 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC
Lizhen Zhang, Jianhui Wu
{"title":"A 10 MHz-BW 85 dB-SNDR 4th-order sturdy MASH 2-0 noise shaping SAR ADC with 2nd-order gain-error-shaping technique","authors":"Lizhen Zhang,&nbsp;Jianhui Wu","doi":"10.1049/ell2.70004","DOIUrl":null,"url":null,"abstract":"<p>The multi-stage noise shaping (MASH) ΣΔ ADC has a good potential to achieve high-order noise shaping (NS) and high resolution. However, it suffers from quantization noise leakage caused by the mismatch between the analogue NS filter and the digital cancellation filter, which greatly degrades the ADC performance. The sturdy MASH topology of the ΣΔ ADC can solve the leakage issue, but it cannot be implemented using the NS SAR ADC due to structural limitations. This paper proposes a sturdy MASH 2-0 NS SAR to solve the noise leakage issue. The 4<sup>th</sup>-order NS is achieved by only using a 2-0 topology, which is hardware efficient. Instead of eliminating the first-stage quantization error, the proposed sturdy MASH 2-0 NS SAR shapes it, achieving better robustness to PVT variables. Furthermore, owing to the first-stage 2<sup>nd</sup>-order NS capability, the impairments of the residue amplifier, including the gain error and nonlinearity, are 2<sup>nd</sup>-order shaped. The proposed 4<sup>th</sup>-order sturdy MASH 2-0 NS SAR is implemented in a 28 nm CMOS process, which achieves a SNDR of 85.6 dB and a SFDR of 101.3 dB with 10 MHz BW at OSR of 10, resulting in a Schreier FoM of 178.8 dB/179.4 dB (in SNDR/DR) with power consumption of 4.8 mW.</p>","PeriodicalId":11556,"journal":{"name":"Electronics Letters","volume":"60 19","pages":""},"PeriodicalIF":0.7000,"publicationDate":"2024-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://onlinelibrary.wiley.com/doi/epdf/10.1049/ell2.70004","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electronics Letters","FirstCategoryId":"5","ListUrlMain":"https://onlinelibrary.wiley.com/doi/10.1049/ell2.70004","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

The multi-stage noise shaping (MASH) ΣΔ ADC has a good potential to achieve high-order noise shaping (NS) and high resolution. However, it suffers from quantization noise leakage caused by the mismatch between the analogue NS filter and the digital cancellation filter, which greatly degrades the ADC performance. The sturdy MASH topology of the ΣΔ ADC can solve the leakage issue, but it cannot be implemented using the NS SAR ADC due to structural limitations. This paper proposes a sturdy MASH 2-0 NS SAR to solve the noise leakage issue. The 4th-order NS is achieved by only using a 2-0 topology, which is hardware efficient. Instead of eliminating the first-stage quantization error, the proposed sturdy MASH 2-0 NS SAR shapes it, achieving better robustness to PVT variables. Furthermore, owing to the first-stage 2nd-order NS capability, the impairments of the residue amplifier, including the gain error and nonlinearity, are 2nd-order shaped. The proposed 4th-order sturdy MASH 2-0 NS SAR is implemented in a 28 nm CMOS process, which achieves a SNDR of 85.6 dB and a SFDR of 101.3 dB with 10 MHz BW at OSR of 10, resulting in a Schreier FoM of 178.8 dB/179.4 dB (in SNDR/DR) with power consumption of 4.8 mW.

采用二阶增益误差整形技术的 10 MHz-BW 85 dB-SNDR 四阶坚固 MASH 2-0 噪声整形 SAR ADC
多级噪声整形(MASH)ΣΔ ADC 具有实现高阶噪声整形(NS)和高分辨率的良好潜力。然而,模拟 NS 滤波器和数字消除滤波器之间的不匹配会导致量化噪声泄漏,从而大大降低 ADC 的性能。ΣΔ ADC 的坚固 MASH 拓扑可以解决泄漏问题,但由于结构限制,无法使用 NS SAR ADC 实现。本文提出了一种坚固的 MASH 2-0 NS SAR 来解决噪声泄漏问题。只需使用 2-0 拓扑就能实现四阶 NS,这在硬件上是高效的。本文提出的坚固 MASH 2-0 NS SAR 并没有消除第一阶段量化误差,而是对其进行了整形,从而实现了对 PVT 变量更好的鲁棒性。此外,由于第一级二阶 NS 能力,残差放大器的损伤(包括增益误差和非线性)也被二阶整形。所提出的四阶坚固 MASH 2-0 NS SAR 采用 28 nm CMOS 工艺实现,在 OSR 为 10 时,10 MHz BW 的 SNDR 为 85.6 dB,SFDR 为 101.3 dB,Schreier FoM 为 178.8 dB/179.4dB(SNDR/DR),功耗为 4.8 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Electronics Letters
Electronics Letters 工程技术-工程:电子与电气
CiteScore
2.70
自引率
0.00%
发文量
268
审稿时长
3.6 months
期刊介绍: Electronics Letters is an internationally renowned peer-reviewed rapid-communication journal that publishes short original research papers every two weeks. Its broad and interdisciplinary scope covers the latest developments in all electronic engineering related fields including communication, biomedical, optical and device technologies. Electronics Letters also provides further insight into some of the latest developments through special features and interviews. Scope As a journal at the forefront of its field, Electronics Letters publishes papers covering all themes of electronic and electrical engineering. The major themes of the journal are listed below. Antennas and Propagation Biomedical and Bioinspired Technologies, Signal Processing and Applications Control Engineering Electromagnetism: Theory, Materials and Devices Electronic Circuits and Systems Image, Video and Vision Processing and Applications Information, Computing and Communications Instrumentation and Measurement Microwave Technology Optical Communications Photonics and Opto-Electronics Power Electronics, Energy and Sustainability Radar, Sonar and Navigation Semiconductor Technology Signal Processing MIMO
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信