Impacts of post-deposition annealing on hole trap generation at SiO2/p-type GaN MOS interfaces

IF 2.3 4区 物理与天体物理 Q3 PHYSICS, APPLIED
Kazuki Tomigahara, Masahiro Hara, M. Nozaki, Takuma Kobayashi, Heiji Watanabe
{"title":"Impacts of post-deposition annealing on hole trap generation at SiO2/p-type GaN MOS interfaces","authors":"Kazuki Tomigahara, Masahiro Hara, M. Nozaki, Takuma Kobayashi, Heiji Watanabe","doi":"10.35848/1882-0786/ad65b3","DOIUrl":null,"url":null,"abstract":"\n In this study, impacts of post-deposition annealing (PDA) on hole trap generation at SiO2/p-GaN MOS interfaces are investigated. While the surface potential is strongly pinned due to severe hole trapping after 800°C PDA, successful hole accumulation is observed when PDA is performed at 200°C. The density of interface hole traps causing surface potential pinning, extracted from the hump in capacitance-voltage curves, is about 1012 cm−2 with 200°C PDA, while over 1013 cm−2 when the PDA temperature exceeds 600°C, regardless of the annealing ambient. Consequently, the origin of these hole traps is speculated to be defects generated by thermal effects.","PeriodicalId":8093,"journal":{"name":"Applied Physics Express","volume":null,"pages":null},"PeriodicalIF":2.3000,"publicationDate":"2024-07-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Applied Physics Express","FirstCategoryId":"101","ListUrlMain":"https://doi.org/10.35848/1882-0786/ad65b3","RegionNum":4,"RegionCategory":"物理与天体物理","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"PHYSICS, APPLIED","Score":null,"Total":0}
引用次数: 0

Abstract

In this study, impacts of post-deposition annealing (PDA) on hole trap generation at SiO2/p-GaN MOS interfaces are investigated. While the surface potential is strongly pinned due to severe hole trapping after 800°C PDA, successful hole accumulation is observed when PDA is performed at 200°C. The density of interface hole traps causing surface potential pinning, extracted from the hump in capacitance-voltage curves, is about 1012 cm−2 with 200°C PDA, while over 1013 cm−2 when the PDA temperature exceeds 600°C, regardless of the annealing ambient. Consequently, the origin of these hole traps is speculated to be defects generated by thermal effects.
沉积后退火对 SiO2/p 型 GaN MOS 接口空穴陷阱生成的影响
本研究调查了沉积后退火(PDA)对 SiO2/p-GaN MOS 接口空穴陷阱产生的影响。虽然在 800°C PDA 后,由于严重的空穴陷阱,表面电势被强烈钉住,但在 200°C 进行 PDA 时,却观察到了成功的空穴积累。从电容-电压曲线的驼峰中提取出的导致表面电位钉销的界面空穴陷阱密度在 200°C PDA 时约为 1012 cm-2,而当 PDA 温度超过 600°C 时则超过 1013 cm-2,与退火环境无关。因此,这些空穴陷阱的起源被推测为热效应产生的缺陷。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Applied Physics Express
Applied Physics Express 物理-物理:应用
CiteScore
4.80
自引率
8.70%
发文量
310
审稿时长
1.2 months
期刊介绍: Applied Physics Express (APEX) is a letters journal devoted solely to rapid dissemination of up-to-date and concise reports on new findings in applied physics. The motto of APEX is high scientific quality and prompt publication. APEX is a sister journal of the Japanese Journal of Applied Physics (JJAP) and is published by IOP Publishing Ltd on behalf of the Japan Society of Applied Physics (JSAP).
文献相关原料
公司名称 产品信息 采购帮参考价格
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信