A 28GHz, Switched-Cascode, Class E Amplifier in 22nm CMOS FDSOI Technology

IF 6.9 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC
Nourhan Elsayed;Saeedeh Makhsuci;Mihai Sanduleanu
{"title":"A 28GHz, Switched-Cascode, Class E Amplifier in 22nm CMOS FDSOI Technology","authors":"Nourhan Elsayed;Saeedeh Makhsuci;Mihai Sanduleanu","doi":"10.1109/JMW.2024.3358627","DOIUrl":null,"url":null,"abstract":"Using the stacking technique in CMOS technology for Power Amplifiers (PAs), allows the use of a higher supply voltage. This facilitates achieving a higher voltage swing, and delivering more output power while maintaining a high efficiency. This work presents an improved 2-stacked cascode class-E PA at 28 GHz. Unlike existing topologies, a switching input signal is not only applied at the input transistor, but also at the cascode transistor with an added delay. The design was fabricated in 22 nm FDSOI CMOS technology by GlobalFoundries that offers high performance especially at mm-wave frequencies. Measurement results of the cascode Class-E Power Amplifier achieves a peak PAE of 28%, and 41% DE. The switched-cascode topology showed an improved peak PAE of 35% and DE of 45%. Measured power gain was 8.5 dB with saturated output power (P\n<sub>sat</sub>\n) of 13 dBm. This work reports the best Drain Efficiency (DE) and FoM for a fully integrated PA at 28 GHz in 22 nm FDSOI.","PeriodicalId":93296,"journal":{"name":"IEEE journal of microwaves","volume":"4 2","pages":"246-252"},"PeriodicalIF":6.9000,"publicationDate":"2024-02-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10432944","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE journal of microwaves","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10432944/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Using the stacking technique in CMOS technology for Power Amplifiers (PAs), allows the use of a higher supply voltage. This facilitates achieving a higher voltage swing, and delivering more output power while maintaining a high efficiency. This work presents an improved 2-stacked cascode class-E PA at 28 GHz. Unlike existing topologies, a switching input signal is not only applied at the input transistor, but also at the cascode transistor with an added delay. The design was fabricated in 22 nm FDSOI CMOS technology by GlobalFoundries that offers high performance especially at mm-wave frequencies. Measurement results of the cascode Class-E Power Amplifier achieves a peak PAE of 28%, and 41% DE. The switched-cascode topology showed an improved peak PAE of 35% and DE of 45%. Measured power gain was 8.5 dB with saturated output power (P sat ) of 13 dBm. This work reports the best Drain Efficiency (DE) and FoM for a fully integrated PA at 28 GHz in 22 nm FDSOI.
采用 22 纳米 CMOS FDSOI 技术的 28GHz 开关级联 E 类放大器
在功率放大器(PA)的 CMOS 技术中使用堆叠技术,可以使用更高的电源电压。这有助于实现更高的电压摆幅,并在保持高效率的同时提供更大的输出功率。本研究提出了一种改进型 2 叠层级联 E 类功率放大器,频率为 28 GHz。与现有拓扑结构不同的是,开关输入信号不仅应用于输入晶体管,还应用于增加了延迟的级联晶体管。该设计采用 GlobalFoundries 的 22 纳米 FDSOI CMOS 技术制造,尤其在毫米波频率下具有高性能。级联 E 类功率放大器的测量结果显示,其峰值 PAE 为 28%,DE 为 41%。开关级联拓扑的峰值 PAE 提高了 35%,DE 提高了 45%。测量功率增益为 8.5 dB,饱和输出功率 (Psat) 为 13 dBm。这项工作报告了在 22 nm FDSOI 下 28 GHz 全集成功率放大器的最佳漏极效率(DE)和 FoM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
10.70
自引率
0.00%
发文量
0
审稿时长
8 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信