Realization of a pseudo-random number generator utilizing two coupled Izhikevich neurons on an FPGA platform

IF 1.2 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Mohammad Saeed Feali
{"title":"Realization of a pseudo-random number generator utilizing two coupled Izhikevich neurons on an FPGA platform","authors":"Mohammad Saeed Feali","doi":"10.1007/s10470-023-02223-2","DOIUrl":null,"url":null,"abstract":"<div><p>Paired neurons exhibit diverse dynamic behaviors, including chaotic patterns. This paper presents an FPGA-based implementation of a high-speed pseudo-random number generator using two coupled Izhikevich oscillators. The dynamical characteristics of the neuronal model are investigated via MATLAB-based simulations, while the proposed generator is effectively modeled and simulated utilizing the Xilinx system generator framework. The model is then synthesized using the Xilinx Synthesis Tool followed by its implementation on the evaluation board of the Xilinx Spartan-6 XC6SLX9 FPGA. A post-processing procedure incorporating the exclusive OR operation has been employed to enhance the randomness of the output bits. The proposed pseudo-random number generator has a lower implementation cost compared to similar works, while achieving a maximum frequency of 49.6 MHz and a bit generation rate of 28.4 Mbit/s. The quality of the generated bit sequences is evaluated through various statistical analyses, including the scale index method, autocorrelation test, information entropy analysis, and the NIST test suite. The tests result demonstrate that the numbers generated through the proposed method exhibit a high entropy value, non-periodic behavior, and a lack of correlation. The proposed random number generator has potential applications in security and encryption systems.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":null,"pages":null},"PeriodicalIF":1.2000,"publicationDate":"2023-12-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-023-02223-2","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

Paired neurons exhibit diverse dynamic behaviors, including chaotic patterns. This paper presents an FPGA-based implementation of a high-speed pseudo-random number generator using two coupled Izhikevich oscillators. The dynamical characteristics of the neuronal model are investigated via MATLAB-based simulations, while the proposed generator is effectively modeled and simulated utilizing the Xilinx system generator framework. The model is then synthesized using the Xilinx Synthesis Tool followed by its implementation on the evaluation board of the Xilinx Spartan-6 XC6SLX9 FPGA. A post-processing procedure incorporating the exclusive OR operation has been employed to enhance the randomness of the output bits. The proposed pseudo-random number generator has a lower implementation cost compared to similar works, while achieving a maximum frequency of 49.6 MHz and a bit generation rate of 28.4 Mbit/s. The quality of the generated bit sequences is evaluated through various statistical analyses, including the scale index method, autocorrelation test, information entropy analysis, and the NIST test suite. The tests result demonstrate that the numbers generated through the proposed method exhibit a high entropy value, non-periodic behavior, and a lack of correlation. The proposed random number generator has potential applications in security and encryption systems.

Abstract Image

Abstract Image

在 FPGA 平台上利用两个耦合 Izhikevich 神经元实现伪随机数发生器
成对神经元表现出多种动态行为,包括混沌模式。本文介绍了一种基于 FPGA 的高速伪随机数发生器的实现方法,其中使用了两个耦合 Izhikevich 振荡器。通过基于 MATLAB 的仿真研究了神经元模型的动态特性,同时利用赛灵思系统发生器框架对所提出的发生器进行了有效建模和仿真。然后使用赛灵思合成工具对模型进行合成,并在赛灵思 Spartan-6 XC6SLX9 FPGA 评估板上实现。为了提高输出位的随机性,还采用了包含排他 OR 运算的后处理程序。与同类产品相比,拟议的伪随机数发生器具有更低的实施成本,同时实现了 49.6 MHz 的最高频率和 28.4 Mbit/s 的比特生成率。生成比特序列的质量通过各种统计分析进行评估,包括标度指数法、自相关测试、信息熵分析和 NIST 测试套件。测试结果表明,通过所提方法生成的随机数具有较高的熵值和非周期性,并且缺乏相关性。所提出的随机数生成器在安全和加密系统中具有潜在的应用价值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信