In-Situ Global Ultra Thinning of Live Chip Backside for Digital Forensic and Failure Analysis

Kees Schot, Aya Fukami
{"title":"In-Situ Global Ultra Thinning of Live Chip Backside for Digital Forensic and Failure Analysis","authors":"Kees Schot, Aya Fukami","doi":"10.31399/asm.cp.istfa2023p0205","DOIUrl":null,"url":null,"abstract":"Abstract This paper presents an empirical investigation into the application of backside thinning techniques, while preserving the packaging integrity and mounting of the target system-on-a- chip (SoC) on a printed circuitboard (PCB) within a smartphone. Such thinning procedures are often indispensable in the domain of digital forensics, as they facilitate subsequent modifications to the SoC for in-depth analysis. Crucially, these modifications must be executed without compromising the core functionality of the target smartphone. By employing reactive ion etching, we effectively achieved comprehensive thinning of bulk side of a SoC with more than 100 mm2 surface area to a sub-10μm thickness.","PeriodicalId":20443,"journal":{"name":"Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2023-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.31399/asm.cp.istfa2023p0205","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Abstract This paper presents an empirical investigation into the application of backside thinning techniques, while preserving the packaging integrity and mounting of the target system-on-a- chip (SoC) on a printed circuitboard (PCB) within a smartphone. Such thinning procedures are often indispensable in the domain of digital forensics, as they facilitate subsequent modifications to the SoC for in-depth analysis. Crucially, these modifications must be executed without compromising the core functionality of the target smartphone. By employing reactive ion etching, we effectively achieved comprehensive thinning of bulk side of a SoC with more than 100 mm2 surface area to a sub-10μm thickness.
用于数字取证和失效分析的实时芯片背面原位超细化
摘要:本文提出了一个实证研究应用背面减薄技术,同时保持封装完整性和目标系统上的芯片(SoC)在智能手机内的印刷电路板(PCB)上的安装。这种细化过程在数字取证领域通常是必不可少的,因为它们有助于对SoC进行后续修改以进行深入分析。至关重要的是,这些修改必须在不影响目标智能手机核心功能的情况下执行。通过采用反应离子蚀刻,我们有效地实现了将表面积超过100 mm2的SoC的体侧全面减薄到10μm以下的厚度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
1
审稿时长
11 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信