High Gain LNA Design For WMAN Receiver & Optimization With Simulated Annealing Algorithm

Abstract

This paper presents a 5.25 GHz high linearity high gain LNA design for a receiver architecture based on IEEE802.16a WMAN standard. The targeted frequency band is the unlicensed band UNII 5 GHz. In our design we consider the effect of induced gate noise in MOS devices. Also we optimize our design with a random search algorithm named simulated annealing and we compare the results. The amplifier achieves voltage gain of 27.1 and 28.5 dB, noise figure of 2.03 and 2.26 dB, the IIP3 of 13.1 and 14 dBm, and the reverse isolation is about -11.03 and -11.22 dB, the LNA dissipates 7.5, 6.0 mW using a 1.8 V supply voltage respectively. Optimized design is simulated with Hspice in 0.18 mum CMOS technology