A power-scalable motion estimation coprocessor for energy constrained applications

Abstract

Due to wireless market explosion it is forecastable that in a near future, mobile terminals will deploy voice as well as true multimedia services. This paper proposes a power-scalable architecture for hybrid video coding, suitable for mobile environments. The complete FPGA design flow shows very interesting performances both in terms of throughput and power consumption.