Duarte L. Oliveira, S. S. Sato, O. Saotome, R. T. D. Carvalho
{"title":"Hazard-Free Implementation of the Extended Burst-Mode Asynchronous Controllers in Look-Up Table based FPGA","authors":"Duarte L. Oliveira, S. S. Sato, O. Saotome, R. T. D. Carvalho","doi":"10.1109/SPL.2008.4547746","DOIUrl":null,"url":null,"abstract":"FPGAs have been mainly used for design of synchronous circuits. It is, however, difficult to design asynchronous circuits on them because the circuit may suffer from hazard problems. We propose a method that implements a popular class of asynchronous circuits, known as extended burst- mode, on FPGAs based on look-up table architectures. We state a sufficient condition so the implementation in FPGAs becomes essential hazard-free. By doing that, asynchronous circuits, besides their intrinsic advantages over synchronous ones, may also take advantage of integration, lower costs and design short-time associated with FPGA designs.","PeriodicalId":372678,"journal":{"name":"2008 4th Southern Conference on Programmable Logic","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 4th Southern Conference on Programmable Logic","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2008.4547746","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11
Abstract
FPGAs have been mainly used for design of synchronous circuits. It is, however, difficult to design asynchronous circuits on them because the circuit may suffer from hazard problems. We propose a method that implements a popular class of asynchronous circuits, known as extended burst- mode, on FPGAs based on look-up table architectures. We state a sufficient condition so the implementation in FPGAs becomes essential hazard-free. By doing that, asynchronous circuits, besides their intrinsic advantages over synchronous ones, may also take advantage of integration, lower costs and design short-time associated with FPGA designs.