1.5 Gbps, 5150 ppm spread spectrum SerDes PHY with a 0.3 mW, 1.5 Gbps level detector for serial ATA

M. Sugawara, K. Ogasawara, M. Aoyama, M. Zwerg, S. Głowiński, Y. Kameyama, T. Yanagita, M. Fukaishi, S. Shimoyama, T. Ishibashi, T. Noma
{"title":"1.5 Gbps, 5150 ppm spread spectrum SerDes PHY with a 0.3 mW, 1.5 Gbps level detector for serial ATA","authors":"M. Sugawara, K. Ogasawara, M. Aoyama, M. Zwerg, S. Głowiński, Y. Kameyama, T. Yanagita, M. Fukaishi, S. Shimoyama, T. Ishibashi, T. Noma","doi":"10.1109/VLSIC.2002.1015045","DOIUrl":null,"url":null,"abstract":"We have successfully developed a 5150 ppm spread spectrum serializer/deserializer (SerDes) physical layer (PHY) chip compliant with the serial AT attachment (ATA), The device was fabricated by a 0.13 /spl mu/m, 1.5 V CMOS process and includes a self-running, pulse-swallow phase locked loop (PLL) to generate the transmit (TX) carrier, a triple loop tracking the PLL to recover the receive (RX) clock, and a 0.3 mW current-crossover level detector to detect the 1.5 Gbps carrier for initial communication.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"27","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015045","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 27

Abstract

We have successfully developed a 5150 ppm spread spectrum serializer/deserializer (SerDes) physical layer (PHY) chip compliant with the serial AT attachment (ATA), The device was fabricated by a 0.13 /spl mu/m, 1.5 V CMOS process and includes a self-running, pulse-swallow phase locked loop (PLL) to generate the transmit (TX) carrier, a triple loop tracking the PLL to recover the receive (RX) clock, and a 0.3 mW current-crossover level detector to detect the 1.5 Gbps carrier for initial communication.
1.5 Gbps, 5150 ppm扩频SerDes PHY,带有用于串行ATA的0.3 mW, 1.5 Gbps电平检测器
我们已经成功开发了一款5150 ppm的扩频串行/反串行(SerDes)物理层(PHY)芯片,该芯片符合串行AT附件(ATA),该器件采用0.13 /spl mu/m, 1.5 V CMOS工艺制造,包括一个自运行,吞脉锁相环(PLL)产生发射(TX)载波,一个三环跟踪PLL以恢复接收(RX)时钟,以及0.3 mW电流交叉电平检测器,用于检测用于初始通信的1.5 Gbps载波。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信