Bandgap engineering technology for suppressing the substrate-floating-effect in 0.15 /spl mu/m SOI-MOSFETs

M. Yoshimi, A. Nishiyama, M. Terauchi, O. Arisumi, A. Murakoshi, Y. Ushiku, S. Takeno, K. Suzuki
{"title":"Bandgap engineering technology for suppressing the substrate-floating-effect in 0.15 /spl mu/m SOI-MOSFETs","authors":"M. Yoshimi, A. Nishiyama, M. Terauchi, O. Arisumi, A. Murakoshi, Y. Ushiku, S. Takeno, K. Suzuki","doi":"10.1109/SOI.1995.526470","DOIUrl":null,"url":null,"abstract":"The substrate floating effect is the most fundamental problem in SOI-MOSFETs. Conventional countermeasures, such as body-contact, LDD structure are accompanied by area penalty, Id degradation and other drawbacks. To suppress this effect, we have proposed the bandgap engineering method, in which a narrow bandgap material is formed in the source region. In this paper, an ideal structure for the bandgap engineering is discussed and actually achievable performance is estimated based on simulations and experiments for 0.15 /spl mu/m SOI-MOSFETs.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526470","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The substrate floating effect is the most fundamental problem in SOI-MOSFETs. Conventional countermeasures, such as body-contact, LDD structure are accompanied by area penalty, Id degradation and other drawbacks. To suppress this effect, we have proposed the bandgap engineering method, in which a narrow bandgap material is formed in the source region. In this paper, an ideal structure for the bandgap engineering is discussed and actually achievable performance is estimated based on simulations and experiments for 0.15 /spl mu/m SOI-MOSFETs.
抑制0.15 /spl mu/m soi - mosfet衬底浮子效应的带隙工程技术
衬底浮动效应是soi - mosfet中最基本的问题。传统的对抗措施,如身体接触,LDD结构,伴随着区域罚分,Id退化和其他缺点。为了抑制这种影响,我们提出了带隙工程方法,即在源区形成窄带隙材料。本文讨论了一种理想的带隙工程结构,并根据0.15 /spl mu/m soi - mosfet的仿真和实验估计了实际可实现的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信