Characteristics of high quality hafnium oxide gate dielectric

N. Zhan, K. L. Ng, M. Poon, C. Kok, M. Chan, H. Wong
{"title":"Characteristics of high quality hafnium oxide gate dielectric","authors":"N. Zhan, K. L. Ng, M. Poon, C. Kok, M. Chan, H. Wong","doi":"10.1109/HKEDM.2002.1029153","DOIUrl":null,"url":null,"abstract":"Hafnium oxide (HfO/sub 2/) was investigated as an alternative possible gate dielectric. A MOS capacitor using HfO/sub 2/ as dielectric was fabricated and studied. The HfO/sub 2/ film was formed by direct sputtering of Hf in O/sub 2/ and Ar ambient on to a Si substrate and post-sputtering rapid thermal annealing (RTA). XPS results showed that the interface layer formed between the HfO/sub 2/ and the Si substrate was affected by the RTA time within the 500/spl deg/C to 600/spl deg/C annealing temperature. The interface layer was mainly composed of hafnium silicate and had high interface trap density. Increase in RTA time was found to lower the effective barrier height of the layer and the FN tunneling current.","PeriodicalId":154545,"journal":{"name":"Proceedings 2002 IEEE Hong Kong Electron Devices Meeting (Cat. No.02TH8616)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2002 IEEE Hong Kong Electron Devices Meeting (Cat. No.02TH8616)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HKEDM.2002.1029153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Hafnium oxide (HfO/sub 2/) was investigated as an alternative possible gate dielectric. A MOS capacitor using HfO/sub 2/ as dielectric was fabricated and studied. The HfO/sub 2/ film was formed by direct sputtering of Hf in O/sub 2/ and Ar ambient on to a Si substrate and post-sputtering rapid thermal annealing (RTA). XPS results showed that the interface layer formed between the HfO/sub 2/ and the Si substrate was affected by the RTA time within the 500/spl deg/C to 600/spl deg/C annealing temperature. The interface layer was mainly composed of hafnium silicate and had high interface trap density. Increase in RTA time was found to lower the effective barrier height of the layer and the FN tunneling current.
高品质氧化铪栅极电介质的特性
研究了氧化铪(HfO/sub 2/)作为一种可能的栅极电介质。制备了以HfO/ sub2 /为介质的MOS电容器。将O/sub /和Ar环境中的Hf直接溅射到Si衬底上,并在溅射后进行快速热退火(RTA)制备了HfO/sub /薄膜。XPS结果表明,在500 ~ 600℃退火温度范围内,RTA时间对HfO/sub - 2/与Si衬底之间形成的界面层有影响。界面层主要由硅酸铪组成,具有较高的界面陷阱密度。RTA时间的增加降低了层的有效势垒高度和FN隧穿电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信