Computer-aided design-verification vector generation

Abstract

This paper describes the features and usage of a CAD tool that assists ASIC designers in the generation of design-verification vectors. The designer describes the ASIC interfaces as well as the desired operations to be performed in an assembly language format from which the CAD tool generates the actual input stimulus and timing relationships for the design-verification simulation.<>