A High Efficiency DC-DC Converter Using 2nH On-Chip Inductors

J. Wibben, R. Harjani
{"title":"A High Efficiency DC-DC Converter Using 2nH On-Chip Inductors","authors":"J. Wibben, R. Harjani","doi":"10.1109/VLSIC.2007.4342750","DOIUrl":null,"url":null,"abstract":"Historically buck converters have relied on high-Q inductors on the order of 1 to 100 muH to achieve high efficiency. In this paper we exploit on-chip magnetic coupling in the proposed stacked interleaved topology to enable high efficiency buck converters to be realized with 2 nH moderate-Q on-chip inductors. The measured conversion efficiency for a prototype circuit implemented in a 130-nm CMOS technology was over double that of a linear converter for low output voltages rising to a peak value of 77.9% for a 0.9 V output.","PeriodicalId":261092,"journal":{"name":"2007 IEEE Symposium on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"37","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2007.4342750","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 37

Abstract

Historically buck converters have relied on high-Q inductors on the order of 1 to 100 muH to achieve high efficiency. In this paper we exploit on-chip magnetic coupling in the proposed stacked interleaved topology to enable high efficiency buck converters to be realized with 2 nH moderate-Q on-chip inductors. The measured conversion efficiency for a prototype circuit implemented in a 130-nm CMOS technology was over double that of a linear converter for low output voltages rising to a peak value of 77.9% for a 0.9 V output.
采用2nH片上电感的高效率DC-DC变换器
历史上,降压变换器依赖于1到100 μ h的高q电感来实现高效率。在本文中,我们利用所提出的堆叠交错拓扑中的片上磁耦合,使高效率降压变换器可以用2 nH中q的片上电感实现。采用130纳米CMOS技术实现的原型电路的转换效率是低输出电压线性转换器的两倍多,在0.9 V输出时达到77.9%的峰值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信