A wide-range duty-independent all-digital multiphase clock generator

Hyunsoo Chae, Sangdon Jung, Chulwoo Kim
{"title":"A wide-range duty-independent all-digital multiphase clock generator","authors":"Hyunsoo Chae, Sangdon Jung, Chulwoo Kim","doi":"10.1109/ESSCIRC.2007.4430276","DOIUrl":null,"url":null,"abstract":"A wide-range, input-duty-independent, all-digital, multiphase clock generator is proposed. By using a supply noise filtering block power supply noise effect is reduced. Furthermore, because the proposed clock generator consists of all-digital logic gates, it can be easily migrated to a different process within a short time. The circuit has been fabricated with a 0.18 mum 1P4M CMOS technology and operates over a frequency range from 300 MHz to 1.5 GHz within 5 cycles of reference clock.","PeriodicalId":121828,"journal":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2007.4430276","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A wide-range, input-duty-independent, all-digital, multiphase clock generator is proposed. By using a supply noise filtering block power supply noise effect is reduced. Furthermore, because the proposed clock generator consists of all-digital logic gates, it can be easily migrated to a different process within a short time. The circuit has been fabricated with a 0.18 mum 1P4M CMOS technology and operates over a frequency range from 300 MHz to 1.5 GHz within 5 cycles of reference clock.
宽范围全数字多相时钟发生器
提出了一种宽量程、输入无关、全数字、多相时钟发生器。采用电源噪声滤波模块,降低了电源噪声的影响。此外,由于所提出的时钟发生器由全数字逻辑门组成,因此可以在短时间内轻松迁移到不同的进程中。该电路采用0.18 μ m 1P4M CMOS技术制造,在参考时钟的5个周期内,在300 MHz至1.5 GHz的频率范围内工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信