Analog front-end circuit with low-noise amplifier and high-pass sigma-delta modulator for an EEG or ECoG acquisition system

Jia-Hua Hong, Ming-Chun Liang, Ming-Yang Haung, T. Tsai, Q. Fang, Shuenn-Yuh Lee
{"title":"Analog front-end circuit with low-noise amplifier and high-pass sigma-delta modulator for an EEG or ECoG acquisition system","authors":"Jia-Hua Hong, Ming-Chun Liang, Ming-Yang Haung, T. Tsai, Q. Fang, Shuenn-Yuh Lee","doi":"10.1109/ISBB.2011.6107634","DOIUrl":null,"url":null,"abstract":"The present paper proposes an analog front-end (AFE) circuit, including only one low-noise amplifier with chopping techniques and one high-pass sigma-delta modulator (HPSDM), which can be applied as a sensing circuit for electroencephalogram or electrocorticogram (ECoG) signal acquisition systems. The low-noise amplifier, which has a close-loop gain of 20 V/V and CMRR of 109.6 dB, is implemented by a differential difference amplifier with feedback pseudo-resistors and capacitors. The HPSDM is implemented in a feed-forward architecture with an order of 3, an oversampling ratio of 128, and a 1-bit quantizer under a sampling frequency of 51.2 kHz. The TSMC 0.18 μm 1P6M CMOS process is used in the entire AFE circuit with a supply voltage of 1.2 V and power consumption of 28.7 μW. Within the maximum range of ECoG signals, the simulated SNR and SFDR of the entire AFE circuits are 70.8 and 73 dB, respectively.","PeriodicalId":345164,"journal":{"name":"International Symposium on Bioelectronics and Bioinformations 2011","volume":"103 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Bioelectronics and Bioinformations 2011","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISBB.2011.6107634","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

The present paper proposes an analog front-end (AFE) circuit, including only one low-noise amplifier with chopping techniques and one high-pass sigma-delta modulator (HPSDM), which can be applied as a sensing circuit for electroencephalogram or electrocorticogram (ECoG) signal acquisition systems. The low-noise amplifier, which has a close-loop gain of 20 V/V and CMRR of 109.6 dB, is implemented by a differential difference amplifier with feedback pseudo-resistors and capacitors. The HPSDM is implemented in a feed-forward architecture with an order of 3, an oversampling ratio of 128, and a 1-bit quantizer under a sampling frequency of 51.2 kHz. The TSMC 0.18 μm 1P6M CMOS process is used in the entire AFE circuit with a supply voltage of 1.2 V and power consumption of 28.7 μW. Within the maximum range of ECoG signals, the simulated SNR and SFDR of the entire AFE circuits are 70.8 and 73 dB, respectively.
具有低噪声放大器和高通σ - δ调制器的模拟前端电路,用于脑电图或ECoG采集系统
本文提出了一种模拟前端(AFE)电路,该电路仅包括一个具有斩波技术的低噪声放大器和一个高通sigma-delta调制器(HPSDM),可作为脑电图或皮质电图(ECoG)信号采集系统的传感电路。该低噪声放大器采用带反馈伪电阻和电容的差分放大器实现,闭环增益为20 V/V, CMRR为109.6 dB。HPSDM采用前馈结构,阶数为3,过采样比为128,采样频率为51.2 kHz,采用1位量化器。整个AFE电路采用TSMC 0.18 μm 1P6M CMOS工艺,电源电压为1.2 V,功耗为28.7 μW。在ECoG信号的最大范围内,整个AFE电路的仿真信噪比和SFDR分别为70.8和73 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信