A CMOS Low Distortion Fully Differential Power Amplifier With Double Nested Miller Compensation

S. Pernici, G. Nicollini, R. Castello
{"title":"A CMOS Low Distortion Fully Differential Power Amplifier With Double Nested Miller Compensation","authors":"S. Pernici, G. Nicollini, R. Castello","doi":"10.1109/ESSCIRC.1992.5468254","DOIUrl":null,"url":null,"abstract":"A four stages fully-differential amplifier that uses a double nested Miller compensated structure to lower harmonic distortion is presented. With a single 5V supply power dissipation is 10mW and THD is ¿83dB for a 6Vpp differential output signal at 10kHz and a load of 50¿. With 8¿ load and 10kHz, 4Vpp output signal, THD is ¿68dB. The chip area is 1000mils2 in a 1.5¿ n-well CMOS technology.","PeriodicalId":242379,"journal":{"name":"ESSCIRC '92: Eighteenth European Solid-State Circuits conference","volume":"162 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"52","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC '92: Eighteenth European Solid-State Circuits conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1992.5468254","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 52

Abstract

A four stages fully-differential amplifier that uses a double nested Miller compensated structure to lower harmonic distortion is presented. With a single 5V supply power dissipation is 10mW and THD is ¿83dB for a 6Vpp differential output signal at 10kHz and a load of 50¿. With 8¿ load and 10kHz, 4Vpp output signal, THD is ¿68dB. The chip area is 1000mils2 in a 1.5¿ n-well CMOS technology.
一种双嵌套米勒补偿的CMOS低失真全差分功率放大器
提出了一种采用双嵌套米勒补偿结构的四级全差动放大器,以降低谐波失真。单5V电源功耗为10mW, THD为83dB, 10kHz, 6Vpp差分输出信号,负载为50hz。负载8 khz,输出4Vpp, THD为68dB。芯片面积为1000mils2,采用1.5¿n-well CMOS技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信