{"title":"Modeling layout, distribution and breakdown effects in GaN HEMTs in the MVSG approach","authors":"K. A. Aabrar, Lan Wei, U. Radhakrishna","doi":"10.1109/BCICTS45179.2019.8972762","DOIUrl":null,"url":null,"abstract":"In this work, we extend the industry standard MIT Virtual Source GaN HEMT (MVSG) model to include layout dependent effects such as scaling of parasitic fringing capacitances, scaling of distributed gate- and channel-resistance, and scaling of thermal network, which target wide-periphery FETs for high-frequency (HF) power amplification applications. Further, we capture the safe-operating area (SOA) of the device by including channel-breakdown in addition to gate-diode breakdown which is useful for high voltage (HV) applications. The modeling approach satisfies Gummel symmetry-benchmarks and is valid for symmetric switch FETs.","PeriodicalId":243314,"journal":{"name":"2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BCICTS45179.2019.8972762","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
In this work, we extend the industry standard MIT Virtual Source GaN HEMT (MVSG) model to include layout dependent effects such as scaling of parasitic fringing capacitances, scaling of distributed gate- and channel-resistance, and scaling of thermal network, which target wide-periphery FETs for high-frequency (HF) power amplification applications. Further, we capture the safe-operating area (SOA) of the device by including channel-breakdown in addition to gate-diode breakdown which is useful for high voltage (HV) applications. The modeling approach satisfies Gummel symmetry-benchmarks and is valid for symmetric switch FETs.