Nan Qi, Yuhang Kang, Qi-Peng Lin, Jianxu Ma, Jingbo Shi, Bozhi Yin, Chang Liu, Rui Bai, Shang Hu, Juncheng Wang, Jiangbing Du, Lin Ma, Zuyuan He, Ming Liu, Feng Zhang, P. Chiang
{"title":"A 51Gb/s, 320mW, PAM4 CDR with baud-rate sampling for high-speed optical interconnects","authors":"Nan Qi, Yuhang Kang, Qi-Peng Lin, Jianxu Ma, Jingbo Shi, Bozhi Yin, Chang Liu, Rui Bai, Shang Hu, Juncheng Wang, Jiangbing Du, Lin Ma, Zuyuan He, Ming Liu, Feng Zhang, P. Chiang","doi":"10.1109/ASSCC.2017.8240223","DOIUrl":null,"url":null,"abstract":"A quarter-rate 51Gb/s PAM4 CDR with decoded dual-NRZ outputs is presented for 400GbE optical transceivers. A baud-rate data-only sampling PD with zero-crossing integrating front-end is proposed to minimize the clock generation and distribution overhead, as well as improving the noise resilience under PAM4 low-SNR inputs. Measurement results show the CDR features 1.08ps RMS clock jitter, 3.4×10−9 PAM4 data recovery BER, and 6.27pJ/bit power efficiency.","PeriodicalId":438242,"journal":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"216 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2017.8240223","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17
Abstract
A quarter-rate 51Gb/s PAM4 CDR with decoded dual-NRZ outputs is presented for 400GbE optical transceivers. A baud-rate data-only sampling PD with zero-crossing integrating front-end is proposed to minimize the clock generation and distribution overhead, as well as improving the noise resilience under PAM4 low-SNR inputs. Measurement results show the CDR features 1.08ps RMS clock jitter, 3.4×10−9 PAM4 data recovery BER, and 6.27pJ/bit power efficiency.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
