LPDDR4X (3732 Mbps) DBI impact on SI/PI and power

Sunil R. Gupta
{"title":"LPDDR4X (3732 Mbps) DBI impact on SI/PI and power","authors":"Sunil R. Gupta","doi":"10.1109/EPEPS.2017.8329707","DOIUrl":null,"url":null,"abstract":"Co-SI/PI analysis of a LPDDR4X SoC-PoP DRAM system operating at 0.6V VDDQ and data rate of 3732 Mbps is presented, quantifying the impact of Data Bus Inversion (DBI) coding on signal and power integrity. DBI significantly mitigates Victim/Aggressor and SSN scenarios. Eye-aperture improvements observed can be ∼15% for an 80% Vic/Agg plus SSN pattern with-DBI. Additionally, VDDQ power savings due to DBI is summarized and can be ∼50% for a full-channel running a 100% SSN data pattern.","PeriodicalId":397179,"journal":{"name":"2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPS.2017.8329707","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Co-SI/PI analysis of a LPDDR4X SoC-PoP DRAM system operating at 0.6V VDDQ and data rate of 3732 Mbps is presented, quantifying the impact of Data Bus Inversion (DBI) coding on signal and power integrity. DBI significantly mitigates Victim/Aggressor and SSN scenarios. Eye-aperture improvements observed can be ∼15% for an 80% Vic/Agg plus SSN pattern with-DBI. Additionally, VDDQ power savings due to DBI is summarized and can be ∼50% for a full-channel running a 100% SSN data pattern.
LPDDR4X (3732 Mbps) DBI对SI/PI和功率的影响
对工作在0.6V VDDQ和3732 Mbps数据速率下的LPDDR4X SoC-PoP DRAM系统进行了Co-SI/PI分析,量化了数据总线反转(DBI)编码对信号和功率完整性的影响。DBI显著减轻了受害者/攻击者和SSN场景。采用- dbi的80% Vic/Agg + SSN模式,观察到的孔径改善可达~ 15%。此外,由于DBI而节省的VDDQ功率得到了总结,对于运行100% SSN数据模式的全通道,可以节省约50%的功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信