A Low Power FPGA Based Control Unit for an Implantatable Neuromodulation Circuit

Santiago Martínez, J. Oliver
{"title":"A Low Power FPGA Based Control Unit for an Implantatable Neuromodulation Circuit","authors":"Santiago Martínez, J. Oliver","doi":"10.1109/SPL.2019.8714506","DOIUrl":null,"url":null,"abstract":"This paper presents the design of a FPGA based control unit for an implantable neuromodulation circuit. The design was validated at both logical and functional level and it was implemented in three different FPGA, from different families and manufacturers: 5CEBA4 (CycloneV family) by Intel, M2GL025 (IGL002 family) by Microsemi and HX-8K (iCE40 family) by Lattice. The design uses several parameterized constants such as output electrode number, therapy number and system clock frequency to create different sort of instances at synthesis time. For a given configuration with 4 therapies and 16 electrodes the design required less than 3900 logic elements. For that configuration the FPGAs total core power consumption was measured at 37°C and 7.8 MHz. The results were as low as 3.6 mW when delivering a continuous stimulation burst at a frequency of 10 kHz.","PeriodicalId":161898,"journal":{"name":"2019 X Southern Conference on Programmable Logic (SPL)","volume":"65 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 X Southern Conference on Programmable Logic (SPL)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2019.8714506","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents the design of a FPGA based control unit for an implantable neuromodulation circuit. The design was validated at both logical and functional level and it was implemented in three different FPGA, from different families and manufacturers: 5CEBA4 (CycloneV family) by Intel, M2GL025 (IGL002 family) by Microsemi and HX-8K (iCE40 family) by Lattice. The design uses several parameterized constants such as output electrode number, therapy number and system clock frequency to create different sort of instances at synthesis time. For a given configuration with 4 therapies and 16 electrodes the design required less than 3900 logic elements. For that configuration the FPGAs total core power consumption was measured at 37°C and 7.8 MHz. The results were as low as 3.6 mW when delivering a continuous stimulation burst at a frequency of 10 kHz.
植入式神经调节电路的低功耗FPGA控制单元
本文介绍了一种基于FPGA的植入式神经调节电路控制单元的设计。该设计在逻辑和功能层面进行了验证,并在来自不同家族和制造商的三种不同FPGA上实现:英特尔的5CEBA4 (CycloneV家族),Microsemi的M2GL025 (IGL002家族)和Lattice的HX-8K (iCE40家族)。该设计利用输出电极数、治疗次数和系统时钟频率等参数化常数,在合成时创建不同类型的实例。对于具有4种疗法和16个电极的给定配置,设计需要少于3900个逻辑元件。对于该配置,fpga的总核心功耗在37°C和7.8 MHz下测量。当以10 kHz的频率进行连续刺激时,结果低至3.6 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信