Fully integrated pseudo differential K-band power amplifier in 0.13um standard CMOS

Pengwei Chen, Jin He, Jiang Luo, Hao Wang, Sheng Chang, Qijun Huang, Hao Yu, Xiao-peng Yu
{"title":"Fully integrated pseudo differential K-band power amplifier in 0.13um standard CMOS","authors":"Pengwei Chen, Jin He, Jiang Luo, Hao Wang, Sheng Chang, Qijun Huang, Hao Yu, Xiao-peng Yu","doi":"10.1109/ISICIR.2016.7829728","DOIUrl":null,"url":null,"abstract":"A K-band power amplifier (PA) module with on-chip input and output matching network was fabricated in standard 130-nm CMOS process with 1.5-V supply voltage. The fully integrated PA module consists of 2-stage pseudo-differential cascode configuration PA and on-chip stacked balun based on transformer. At 26GHz, the PA achieved 18.6-dB small-signal gain, 12.2-dBm saturated output power and 22.4% power added efficiency (PAE). The chip occupies an area of 0.88 × 0.62mm2, including all the dc and RF pads.","PeriodicalId":159343,"journal":{"name":"2016 International Symposium on Integrated Circuits (ISIC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on Integrated Circuits (ISIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISICIR.2016.7829728","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A K-band power amplifier (PA) module with on-chip input and output matching network was fabricated in standard 130-nm CMOS process with 1.5-V supply voltage. The fully integrated PA module consists of 2-stage pseudo-differential cascode configuration PA and on-chip stacked balun based on transformer. At 26GHz, the PA achieved 18.6-dB small-signal gain, 12.2-dBm saturated output power and 22.4% power added efficiency (PAE). The chip occupies an area of 0.88 × 0.62mm2, including all the dc and RF pads.
全集成伪差分k波段功率放大器在0.13um标准CMOS
采用标准130 nm CMOS工艺,在1.5 v电源电压下制作了具有片上输入输出匹配网络的k波段功率放大器(PA)模块。全集成PA模块由两级伪差分级联码结构PA和基于变压器的片上堆叠平衡组成。在26GHz时,PA实现了18.6 db的小信号增益,12.2 dbm的饱和输出功率和22.4%的功率附加效率(PAE)。该芯片占地面积为0.88 × 0.62mm2,包括所有直流和射频焊盘。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信