Programmable IIR filter using bitstream processing

C. Azeredo Leme, L. Fernandes, J. Franca
{"title":"Programmable IIR filter using bitstream processing","authors":"C. Azeredo Leme, L. Fernandes, J. Franca","doi":"10.1109/AMICD.1996.569399","DOIUrl":null,"url":null,"abstract":"This paper presents a compact CMOS realization of cascaded biquad digital filters using 2nd order /spl Delta//spl Sigma/ modulators requiring no multibit multiplier. A bitstream biquad is derived with just one /spl Delta//spl Sigma/ modulator for each pair of poles which leads to a very compact implementation. No significant degradation of sensitivity nor of dynamic range is observed. The analog interfaces are highly simplified due to the bitstream input and output formats.","PeriodicalId":356572,"journal":{"name":"1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings","volume":"98 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/AMICD.1996.569399","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a compact CMOS realization of cascaded biquad digital filters using 2nd order /spl Delta//spl Sigma/ modulators requiring no multibit multiplier. A bitstream biquad is derived with just one /spl Delta//spl Sigma/ modulator for each pair of poles which leads to a very compact implementation. No significant degradation of sensitivity nor of dynamic range is observed. The analog interfaces are highly simplified due to the bitstream input and output formats.
使用比特流处理的可编程IIR滤波器
本文提出了一种采用二阶/spl δ //spl σ /调制器实现级联四元数字滤波器的紧凑CMOS实现方法,无需多比特乘法器。每对极点只使用一个/spl Delta//spl Sigma/调制器,从而得到了一个非常紧凑的实现。没有观察到灵敏度和动态范围的显著退化。由于比特流输入和输出格式,模拟接口高度简化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信