{"title":"Hardware design of an NTT-based polynomial multiplier","authors":"Claudia Patricia Renteria-Mejia, Jaime Velasco-Medina","doi":"10.1109/SPL.2014.7002209","DOIUrl":null,"url":null,"abstract":"This paper presents the design of a parameterizable n-coefficient polynomial multiplier based on an n-point NTT-core, which uses a systolic array. The designed NTT-based polynomial multiplier is described in generic structural VHDL; synthesized on the Stratix EP4SGX230KF40C2 using Quartus II V. 13; verified using Modelsim; and performs the product of two polynomials of degree 4095 in 95.64 μs. The hardware synthesis and performance results show that the designed polynomial multiplier presents a good area-time trade-off and it is suitable for hardware implementations of lattice-based cryptosystems.","PeriodicalId":320882,"journal":{"name":"2014 IX Southern Conference on Programmable Logic (SPL)","volume":"193 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IX Southern Conference on Programmable Logic (SPL)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2014.7002209","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12
Abstract
This paper presents the design of a parameterizable n-coefficient polynomial multiplier based on an n-point NTT-core, which uses a systolic array. The designed NTT-based polynomial multiplier is described in generic structural VHDL; synthesized on the Stratix EP4SGX230KF40C2 using Quartus II V. 13; verified using Modelsim; and performs the product of two polynomials of degree 4095 in 95.64 μs. The hardware synthesis and performance results show that the designed polynomial multiplier presents a good area-time trade-off and it is suitable for hardware implementations of lattice-based cryptosystems.
本文提出了一种基于n点ntt核的可参数化n系数多项式乘法器的设计,该乘法器采用收缩阵列。设计的基于ntt的多项式乘法器用通用结构VHDL语言描述;用Quartus II V. 13在Stratix EP4SGX230KF40C2上合成;使用Modelsim验证;并在95.64 μs内求出两个4095次多项式的乘积。硬件综合和性能结果表明,所设计的多项式乘法器具有良好的面积-时间权衡性能,适合于基于格的密码系统的硬件实现。