Parallelizing boundary surface computation of Chua's circuit

Z. Rácz, B. Sobota, M. Guzan
{"title":"Parallelizing boundary surface computation of Chua's circuit","authors":"Z. Rácz, B. Sobota, M. Guzan","doi":"10.1109/RADIOELEK.2017.7937582","DOIUrl":null,"url":null,"abstract":"This paper introduces a method for performing parallel computations of the boundary surface of Chua's circuit. The presented approach could be characterized as a SIMD method which is based on the utilization of all available CPU cores. Performance comparisons between single and parallelized calculations on different computer systems are included in a table at the end of the article. The best results were observed using the highest compiler optimisation options on 64 bit architecture and using Intel i7 CPUs.","PeriodicalId":160577,"journal":{"name":"2017 27th International Conference Radioelektronika (RADIOELEKTRONIKA)","volume":"344 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 27th International Conference Radioelektronika (RADIOELEKTRONIKA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADIOELEK.2017.7937582","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper introduces a method for performing parallel computations of the boundary surface of Chua's circuit. The presented approach could be characterized as a SIMD method which is based on the utilization of all available CPU cores. Performance comparisons between single and parallelized calculations on different computer systems are included in a table at the end of the article. The best results were observed using the highest compiler optimisation options on 64 bit architecture and using Intel i7 CPUs.
蔡氏电路边界面的并行计算
本文介绍了蔡氏电路边界面并行计算的一种方法。所提出的方法可以被描述为基于所有可用CPU内核利用率的SIMD方法。在不同的计算机系统上,单计算和并行计算之间的性能比较包含在本文末尾的一个表中。在64位架构和Intel i7 cpu上使用最高的编译器优化选项可以观察到最好的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信