Temperature and process invariant MOS-based reference current generation circuits for sub-1V operation

Abstract

Measurements on a prototype chip, implemented in a 150 nm logic process technology, validate the theories for two sub-1V MOS reference current generator circuits and show that /spl sim/2/spl times/ reduction in current variation is achievable across extremes of both process and temperature.