A 5.4GHz ΔΣ Bang-Bang PLL with 19dB In-Band Noise Reduction by Using a Nested PLL Filter

Xiaohua Huang, Bowen Wang, W. Rhee, Zhihua Wang
{"title":"A 5.4GHz ΔΣ Bang-Bang PLL with 19dB In-Band Noise Reduction by Using a Nested PLL Filter","authors":"Xiaohua Huang, Bowen Wang, W. Rhee, Zhihua Wang","doi":"10.1109/VLSI-DAT49148.2020.9196454","DOIUrl":null,"url":null,"abstract":"This paper presents an in-band noise reduction method for $\\Delta \\Sigma$ fractional-N bang-bang phase locked loops (BBPLLs) by using a nested integer-N BBPLL in the feedback path that works as a phase-domain low-pass filter (PDLPF). A prototype 5.4GHz $\\Delta \\Sigma$ fractional-N BBPLL is implemented in 65nm CMOS. The proposed $\\Delta \\Sigma$ fractional-N BBPLL achieves the in-band noise reduction of 19dB when the PDLPF is enabled. Experimental results show that the PDLPF method is useful for the $\\Delta \\Sigma$ fractional-N BBPLL not only to suppress the out-of-band noise but also to mitigate the in-band noise degradation.","PeriodicalId":235460,"journal":{"name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT49148.2020.9196454","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents an in-band noise reduction method for $\Delta \Sigma$ fractional-N bang-bang phase locked loops (BBPLLs) by using a nested integer-N BBPLL in the feedback path that works as a phase-domain low-pass filter (PDLPF). A prototype 5.4GHz $\Delta \Sigma$ fractional-N BBPLL is implemented in 65nm CMOS. The proposed $\Delta \Sigma$ fractional-N BBPLL achieves the in-band noise reduction of 19dB when the PDLPF is enabled. Experimental results show that the PDLPF method is useful for the $\Delta \Sigma$ fractional-N BBPLL not only to suppress the out-of-band noise but also to mitigate the in-band noise degradation.
一种5.4GHz ΔΣ Bang-Bang锁相环,采用嵌套锁相环滤波器,带内噪声降低19dB
本文提出了一种用于$\Delta \Sigma$分数n bang-bang锁相环(BBPLL)的带内降噪方法,该方法在反馈路径中使用嵌套的整数n BBPLL作为相域低通滤波器(PDLPF)。在65nm CMOS中实现了一个5.4GHz $\Delta \Sigma$分数n BBPLL原型。当PDLPF使能时,提出的$\Delta \Sigma$分数n BBPLL实现了19dB的带内降噪。实验结果表明,PDLPF方法不仅能有效抑制$\Delta \Sigma$分数n BBPLL的带外噪声,还能有效缓解带内噪声的衰减。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信