Huilong Zhu, Jun Luo, Qingzhu Zhang, H. Yin, H. Zhong, Chao Zhao
{"title":"FinFETs on insulator with silicided source/drain","authors":"Huilong Zhu, Jun Luo, Qingzhu Zhang, H. Yin, H. Zhong, Chao Zhao","doi":"10.1109/S3S.2017.8309228","DOIUrl":null,"url":null,"abstract":"In this paper, some new developments of SOI and FOI (fin-on-insulator) FinFETs with conventional silicide S/D and Schottky barrier S/D are summarized. It is observed that large junction leakages occur for bulk FinFETs with conventional silicide S/D. By forming Ni(Pt)Si (5% Pt) silicide with conventional silicide process, parasitic resistances of FOI FinFETs are dramatically reduced without increasing of leakage currents and then device performance are increased significantly. An additional 50% performance enhancement is achieved for the FOI FinFETs with Schottky barrier S/D. The good controls of short channel effects and channel leakage are also obtained for FinFETs on insulator. High-k metal gate is used for the FinFETs.","PeriodicalId":333587,"journal":{"name":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2017.8309228","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
In this paper, some new developments of SOI and FOI (fin-on-insulator) FinFETs with conventional silicide S/D and Schottky barrier S/D are summarized. It is observed that large junction leakages occur for bulk FinFETs with conventional silicide S/D. By forming Ni(Pt)Si (5% Pt) silicide with conventional silicide process, parasitic resistances of FOI FinFETs are dramatically reduced without increasing of leakage currents and then device performance are increased significantly. An additional 50% performance enhancement is achieved for the FOI FinFETs with Schottky barrier S/D. The good controls of short channel effects and channel leakage are also obtained for FinFETs on insulator. High-k metal gate is used for the FinFETs.