A novel superlattice band-gap engineered (SBE) capacitorless DRAM cell with extremely short channel length down to 30 nm

Sunyeong Lee, J. Jang, J. Shin, H. Kim, H. Bae, D. Yun, D. Kim, D. Kim
{"title":"A novel superlattice band-gap engineered (SBE) capacitorless DRAM cell with extremely short channel length down to 30 nm","authors":"Sunyeong Lee, J. Jang, J. Shin, H. Kim, H. Bae, D. Yun, D. Kim, D. Kim","doi":"10.1109/IMW.2010.5488405","DOIUrl":null,"url":null,"abstract":"We propose a novel SiGe superlattice band-gap engineered (SBE) capacitorless dynamic random access memory (DRAM) cell with the 30 nm channel by the 2D TCAD simulation. The SBE capacitorless DRAM cell used a common source structure and different metal layers for the top gate word line from the bottom gate word line to realize the 4F<sup>2</sup> (0.0036 µm<sup>2</sup>) feature size. From the 2D TCAD simulation of the SBE capacitorless DRAM cell, thanks to both the Si<inf>0.8</inf>Ge<inf>0.2</inf> quantum well and SiO<inf>2</inf> physical energy barrier, we obtained the sensing margin of 6.4 µA and the retention time of 15 msec.","PeriodicalId":149628,"journal":{"name":"2010 IEEE International Memory Workshop","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Memory Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMW.2010.5488405","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

We propose a novel SiGe superlattice band-gap engineered (SBE) capacitorless dynamic random access memory (DRAM) cell with the 30 nm channel by the 2D TCAD simulation. The SBE capacitorless DRAM cell used a common source structure and different metal layers for the top gate word line from the bottom gate word line to realize the 4F2 (0.0036 µm2) feature size. From the 2D TCAD simulation of the SBE capacitorless DRAM cell, thanks to both the Si0.8Ge0.2 quantum well and SiO2 physical energy barrier, we obtained the sensing margin of 6.4 µA and the retention time of 15 msec.
一种新型的超晶格带隙工程(SBE)无电容DRAM电池,具有极短的通道长度,可达30纳米
通过二维TCAD仿真,提出了一种具有30 nm通道的新型SiGe超晶格带隙工程(SBE)无电容动态随机存取存储器(DRAM)单元。SBE无电容DRAM单元采用了相同的源结构和不同的金属层,实现了4F2(0.0036µm2)的特征尺寸。通过对SBE无电容DRAM电池的二维TCAD仿真,由于Si0.8Ge0.2量子阱和SiO2物理能垒的存在,我们获得了6.4µA的传感裕度和15 msec的保持时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信