Active body-biasing control technique for bootstrap pass-transistor logic on PD-SOI at 0.5V-V/sub DD/

M. Iijima, M. Kitamura, K. Hamada, K. Fukuoka, M. Numa, A. Tada, S. Maegawa
{"title":"Active body-biasing control technique for bootstrap pass-transistor logic on PD-SOI at 0.5V-V/sub DD/","authors":"M. Iijima, M. Kitamura, K. Hamada, K. Fukuoka, M. Numa, A. Tada, S. Maegawa","doi":"10.1109/SOI.2005.1563530","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an active body-biasing controlled (ABC)-bootstrap PTL (pass-transistor logic) on PD-SOI at 0.5 V-V/sub DD/ for ultra low power design. Applying active body-biasing to bootstrap PTL is the key for higher performance without output voltage loss by boosting gate voltage with coupling capacitance between source and body. Lowering V/sub th/ by body biasing also contributes for high speed operation. Experimental results have shown improvement in both delay time and power consumption.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563530","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper, we propose an active body-biasing controlled (ABC)-bootstrap PTL (pass-transistor logic) on PD-SOI at 0.5 V-V/sub DD/ for ultra low power design. Applying active body-biasing to bootstrap PTL is the key for higher performance without output voltage loss by boosting gate voltage with coupling capacitance between source and body. Lowering V/sub th/ by body biasing also contributes for high speed operation. Experimental results have shown improvement in both delay time and power consumption.
在0.5V-V/sub / DD/下PD-SOI上自提通管逻辑的有源体偏置控制技术
在本文中,我们提出了一个有源体偏置控制(ABC)-自举PTL(通管逻辑)在PD-SOI在0.5 V-V/sub DD/超低功耗设计。采用有源体偏置是利用源体耦合电容提高栅极电压而不造成输出电压损失的关键。通过车身偏置降低V/sub /也有助于高速运行。实验结果表明,该方法在延迟时间和功耗方面都有所改善。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信