Improvement of LDMOS MMICs compactness

Sullivan Plet, G. Bouisse, M. Campovecchio
{"title":"Improvement of LDMOS MMICs compactness","authors":"Sullivan Plet, G. Bouisse, M. Campovecchio","doi":"10.1109/PAWR.2016.7440157","DOIUrl":null,"url":null,"abstract":"This paper describes an innovative mean of realizing input matching networks for LDMOS MMICs, by using a very compact broadband transformer balun, which is integrated in the input matching network, in the active device gate plane instead of the 50 ohms port. The aim of this technique is to significantly reduce the silicon area, which is induced by the base station market trend of compactness improvement. This is illustrated through the design of a 1.8 GHz to 2.2 GHz MMIC.","PeriodicalId":103290,"journal":{"name":"2016 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications (PAWR)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications (PAWR)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PAWR.2016.7440157","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes an innovative mean of realizing input matching networks for LDMOS MMICs, by using a very compact broadband transformer balun, which is integrated in the input matching network, in the active device gate plane instead of the 50 ohms port. The aim of this technique is to significantly reduce the silicon area, which is induced by the base station market trend of compactness improvement. This is illustrated through the design of a 1.8 GHz to 2.2 GHz MMIC.
LDMOS微处理器紧凑性的改进
本文介绍了一种实现LDMOS mmic输入匹配网络的创新方法,即在有源器件栅极平面而不是50欧姆端口使用集成在输入匹配网络中的非常紧凑的宽带变压器平衡器来实现输入匹配网络。该技术的目的是大幅减少硅的面积,这是由基站市场的紧凑性提高趋势引起的。通过设计一个1.8 GHz到2.2 GHz的MMIC来说明这一点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信