Impact of Logic Synthesis on Soft Error Rate of Digital Integrated Circuits

Abstract

Reliability-aware synthesis exploits the properties of fault masking to improve the reliability of logic circuits. My dissertation investigates how synthesis constraints can impact the effectiveness of this technique.