An implementation of hardware accelerator using dynamically reconfigurable architecture

Abstract

This article consists of a collection of slides from the author's conference presentation on the implementation of hardware accelerator using dynamically reconfigurable architecture. Some of the specific topics discussed include: an overview of the reconfigurable architecture; and application example using the H.264 decoding program; performance evaluation of hardware accelerator technologies; and new areas of technological development.