Implementation considerations for RAMBUS/sup TM/-based systems

Abstract

Implementation of high bandwidth memory architectures presents many new design challenges. These include new memory socket designs, new process control and monitoring capabilities for PC board manufacturers, new tools and techniques for board designers, and investment in test equipment. This paper looks at a number of design challenges encountered in developing Direct RAMBUS/sup TM/ based designs.