{"title":"Adaptive AC/DC output buffer with reduced ground bounce and output ringing","authors":"S. Jou, Shu-Hua Kuo, J. Chiu, V. Lin","doi":"10.1109/APASIC.2000.896909","DOIUrl":null,"url":null,"abstract":"A CMOS output buffer with AC and DC stages and adaptively feedback control scheme is proposed. Implementation results show that it can reduce the output ring by 60%, power/GND line bounce by 40% for the case of 2 ns rise and fall time with 40 pF output loading.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"28 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896909","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
A CMOS output buffer with AC and DC stages and adaptively feedback control scheme is proposed. Implementation results show that it can reduce the output ring by 60%, power/GND line bounce by 40% for the case of 2 ns rise and fall time with 40 pF output loading.