Real-time data reorganizer for the D0 central fiber tracker trigger system at Fermilab

S. Rapisarda, N. Wilcer, J. Olsen
{"title":"Real-time data reorganizer for the D0 central fiber tracker trigger system at Fermilab","authors":"S. Rapisarda, N. Wilcer, J. Olsen","doi":"10.1109/NSSMIC.2002.1239299","DOIUrl":null,"url":null,"abstract":"A custom digital data mixer system has been designed to reorganize, in real time, the data produced by the Fermilab D0 Scintillating Fiber Detector. The data is used for the Level 1 and Level 2 trigger generation. The mixer system receives the data from the front-end digitization electronics over 320 Low Voltage Differential Signaling (LVDS) links running at 371 MHz. The input data is de-serialized down to 53 MHz by the LVDS receivers, clock/frame re-synchronized and multiplexed in Field Programmable Gate Arrays (FPGAs). The data is then reserialized at 371 MHz by LVDS transmitters over 320 LVDS output links and sent to the electronics responsible for Level 1 and Level 2 trigger decisions. The Mixer System processes 311 Gigabits per second of data with an input to output delay of 200 nanoseconds.","PeriodicalId":385259,"journal":{"name":"2002 IEEE Nuclear Science Symposium Conference Record","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Nuclear Science Symposium Conference Record","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NSSMIC.2002.1239299","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A custom digital data mixer system has been designed to reorganize, in real time, the data produced by the Fermilab D0 Scintillating Fiber Detector. The data is used for the Level 1 and Level 2 trigger generation. The mixer system receives the data from the front-end digitization electronics over 320 Low Voltage Differential Signaling (LVDS) links running at 371 MHz. The input data is de-serialized down to 53 MHz by the LVDS receivers, clock/frame re-synchronized and multiplexed in Field Programmable Gate Arrays (FPGAs). The data is then reserialized at 371 MHz by LVDS transmitters over 320 LVDS output links and sent to the electronics responsible for Level 1 and Level 2 trigger decisions. The Mixer System processes 311 Gigabits per second of data with an input to output delay of 200 nanoseconds.
费米实验室D0中心光纤跟踪触发系统的实时数据重组器
设计了一个定制的数字数据混频器系统,用于对费米实验室D0闪烁光纤探测器产生的数据进行实时重组。数据用于一级和二级触发器的生成。混频器系统通过320个运行在371 MHz的低压差分信号(LVDS)链路接收来自前端数字化电子设备的数据。输入数据由LVDS接收器反序列化至53 MHz,时钟/帧重新同步并在现场可编程门阵列(fpga)中进行多路复用。然后,LVDS发射器通过320 LVDS输出链路以371 MHz的频率将数据重新序列化,并发送到负责1级和2级触发决策的电子设备。混合器系统每秒处理311千兆比特的数据,输入输出延迟为200纳秒。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信