A X-Band 28 dBm Fully Integrated Power Amplifier with 23 dB Gain

Jiankang Li, Y. Xiong, Yihu Li, Wen Wu
{"title":"A X-Band 28 dBm Fully Integrated Power Amplifier with 23 dB Gain","authors":"Jiankang Li, Y. Xiong, Yihu Li, Wen Wu","doi":"10.1109/CSICS.2013.6659209","DOIUrl":null,"url":null,"abstract":"A 8-12 GHz fully monolithic transformer-coupled cascode power amplifier (PA) with the chip size of 2 × 2 mm2 fabricated using the 0.25-μm SiGe:BiCMOS technology is presented in this paper. Through circuit/layout co-design, the distributed capacitor structure which is connected to the base of cascode transistor is proposed to reduce the base connection inductance for solving circuit instability and improving the gain in the design. Moreover, the PA features a three-stage cascode architecture that includes both high-speed (low breakdown voltage) and high breakdown voltage (low-speed) SiGe transistors. The proposed PA attained a measured small signal gain of 27.6-29.6 dB from 7.7 to 12 GHz with a 5.0 V dc supply. A 28 dBm maximum output power with an 18.5% power-added efficiency at 10 GHz have also been achieved.","PeriodicalId":257256,"journal":{"name":"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2013.6659209","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A 8-12 GHz fully monolithic transformer-coupled cascode power amplifier (PA) with the chip size of 2 × 2 mm2 fabricated using the 0.25-μm SiGe:BiCMOS technology is presented in this paper. Through circuit/layout co-design, the distributed capacitor structure which is connected to the base of cascode transistor is proposed to reduce the base connection inductance for solving circuit instability and improving the gain in the design. Moreover, the PA features a three-stage cascode architecture that includes both high-speed (low breakdown voltage) and high breakdown voltage (low-speed) SiGe transistors. The proposed PA attained a measured small signal gain of 27.6-29.6 dB from 7.7 to 12 GHz with a 5.0 V dc supply. A 28 dBm maximum output power with an 18.5% power-added efficiency at 10 GHz have also been achieved.
具有23db增益的x波段28dbm全集成功率放大器
介绍了一种采用0.25-μm SiGe:BiCMOS技术制作的8- 12ghz全单片变压器耦合级联功率放大器(PA),其芯片尺寸为2 × 2 mm2。通过电路/布置图协同设计,提出了连接级联晶体管基极的分布式电容结构,以减小基极连接电感,解决电路不稳定问题,提高设计增益。此外,PA具有三级级联编码架构,包括高速(低击穿电压)和高击穿电压(低速)SiGe晶体管。在5.0 V直流电源下,该放大器在7.7 ~ 12 GHz范围内获得了27.6 ~ 29.6 dB的小信号增益。在10 GHz时,最大输出功率为28 dBm,功率增加效率为18.5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信