A 2-stage D-band Power Amplifier with 7 dBm Output Power at 0.14 THz in a 0.13μm SiGe Technology

Peng Zhang, Lin He, Yu-feng Guo, Xiaohua Fan, Hao Gao
{"title":"A 2-stage D-band Power Amplifier with 7 dBm Output Power at 0.14 THz in a 0.13μm SiGe Technology","authors":"Peng Zhang, Lin He, Yu-feng Guo, Xiaohua Fan, Hao Gao","doi":"10.1109/RFIT49453.2020.9226203","DOIUrl":null,"url":null,"abstract":"In this work, a D-band power amplifier with 7 dBm output at 0.14 THz is presented in a 0.13 μm SiGe:C BiCMOS technology. The $f_{t}$ and $f_{max}$ of this technology are 250GHz and 400GHz respectively. Due to the technology limitation, this work is close to the half of the $f_{max}$ whose performance is mainly limited by the parasitic. In this work, a two-stage differential cascode topology with transformer and inter-stage coupling is implemented with the $C_{CE}$ reduction layout optimization method to increase the output power. This D-band PA achieves a $P_{1dB}$ and $P_{sat}$ of 0.5 dBm and 7.1 dBm, respectively.","PeriodicalId":283714,"journal":{"name":"2020 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIT49453.2020.9226203","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this work, a D-band power amplifier with 7 dBm output at 0.14 THz is presented in a 0.13 μm SiGe:C BiCMOS technology. The $f_{t}$ and $f_{max}$ of this technology are 250GHz and 400GHz respectively. Due to the technology limitation, this work is close to the half of the $f_{max}$ whose performance is mainly limited by the parasitic. In this work, a two-stage differential cascode topology with transformer and inter-stage coupling is implemented with the $C_{CE}$ reduction layout optimization method to increase the output power. This D-band PA achieves a $P_{1dB}$ and $P_{sat}$ of 0.5 dBm and 7.1 dBm, respectively.
采用0.13μm SiGe技术,在0.14 THz下输出功率为7 dBm的2级d波段功率放大器
在这项工作中,采用0.13 μm SiGe:C BiCMOS技术,提出了一个0.14 THz输出7 dBm的d波段功率放大器。该技术的$f_{t}$和$f_{max}$分别为250GHz和400GHz。由于技术的限制,这项工作接近于主要受寄生限制的$f_{max}$的一半。本文采用$C_{CE}$减小布局优化方法,实现了一种具有变压器和级间耦合的两级差分级联码拓扑结构,以提高输出功率。该d波段PA的$P_{1dB}$和$P_{sat}$分别达到0.5 dBm和7.1 dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信