Leveraging the Best of Package and IC Design for System Enablement

Bill Acito
{"title":"Leveraging the Best of Package and IC Design for System Enablement","authors":"Bill Acito","doi":"10.23919/IWLPC.2019.8914109","DOIUrl":null,"url":null,"abstract":"We find ourselves firmly in the middle of two different design domains, or at least at a point between two new design domains we were not expecting. Where once package design capabilities and flows were derived from PCB design, we find ourselves squarely between IC design and traditional package design. As SoCs (System-on-Chips) have lost favor as the primary system design enablement vehicle, dimensions have shrunk, system designers focus on de-aggregating their chips to their logical subcomponents manufactured in optimal materials and nodes, we find system designers in a new “middle point”, leveraging the best of IC Package and IC design. Package designers now find themselves in the forefront of system-level design and implementation. Once “system design” was done at the SoC silicon level; packaging is now, arguably, the design domain that enables advanced system design. Designers have many different flows and capabilities at their disposal; based on the interconnect dimensions and the materials available, leveraging the capabilities of what has classically been IC design in advanced packaging is becoming more and more prevalent. Package designers are leveraging IC design flows, manufacturing checks and sign off mechanisms to design the next generation of systems. Silicon-based interconnect at silicon process dimensions has become one more vehicle at the disposal of the advanced package designer. Designers can leverage classic flows and design capability available in the IC design space along with their existing package design capabilities. Being able to drive these flows with tools that can work together, as well as additional tools that can act as the system planner or connectivity manager across these domains gives the designer a definite advantage. Designers who are looking for the next generation of EDA tools to support these design challenges will find themselves working with tools available from both the package and IC design space. We propose that users looking to complete these advanced designs will need to leverage capabilities from both design domains, and complete the design using the best tools in each category. Likewise, users may need a single point of entry and design capture at the system level, as well as the capability to manage the overall connectivity across the entire hierarchy of the design. Flows based on these tools can be created to enable and optimize complex designs and meet physical, signal integrity, cost and performance requirements. This paper will the discus the challenges and requirements for working in the space in between these classic design domains, and how they these capabilities can enable advanced package design going forward.","PeriodicalId":373797,"journal":{"name":"2019 International Wafer Level Packaging Conference (IWLPC)","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Wafer Level Packaging Conference (IWLPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/IWLPC.2019.8914109","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We find ourselves firmly in the middle of two different design domains, or at least at a point between two new design domains we were not expecting. Where once package design capabilities and flows were derived from PCB design, we find ourselves squarely between IC design and traditional package design. As SoCs (System-on-Chips) have lost favor as the primary system design enablement vehicle, dimensions have shrunk, system designers focus on de-aggregating their chips to their logical subcomponents manufactured in optimal materials and nodes, we find system designers in a new “middle point”, leveraging the best of IC Package and IC design. Package designers now find themselves in the forefront of system-level design and implementation. Once “system design” was done at the SoC silicon level; packaging is now, arguably, the design domain that enables advanced system design. Designers have many different flows and capabilities at their disposal; based on the interconnect dimensions and the materials available, leveraging the capabilities of what has classically been IC design in advanced packaging is becoming more and more prevalent. Package designers are leveraging IC design flows, manufacturing checks and sign off mechanisms to design the next generation of systems. Silicon-based interconnect at silicon process dimensions has become one more vehicle at the disposal of the advanced package designer. Designers can leverage classic flows and design capability available in the IC design space along with their existing package design capabilities. Being able to drive these flows with tools that can work together, as well as additional tools that can act as the system planner or connectivity manager across these domains gives the designer a definite advantage. Designers who are looking for the next generation of EDA tools to support these design challenges will find themselves working with tools available from both the package and IC design space. We propose that users looking to complete these advanced designs will need to leverage capabilities from both design domains, and complete the design using the best tools in each category. Likewise, users may need a single point of entry and design capture at the system level, as well as the capability to manage the overall connectivity across the entire hierarchy of the design. Flows based on these tools can be created to enable and optimize complex designs and meet physical, signal integrity, cost and performance requirements. This paper will the discus the challenges and requirements for working in the space in between these classic design domains, and how they these capabilities can enable advanced package design going forward.
利用最佳封装和集成电路设计实现系统实现
我们发现自己处于两个不同设计领域的中间,或者至少处于两个我们意想不到的新设计领域之间。一旦封装设计能力和流程来源于PCB设计,我们就会发现自己正好处于IC设计和传统封装设计之间。由于soc(片上系统)已经失去了作为主要系统设计实现工具的青睐,尺寸已经缩小,系统设计师专注于将他们的芯片分解为用最佳材料和节点制造的逻辑子组件,我们发现系统设计师处于一个新的“中间点”,利用最好的IC封装和IC设计。包设计人员现在发现自己处于系统级设计和实现的前沿。一旦“系统设计”在SoC硅级完成;可以说,封装现在是实现高级系统设计的设计领域。设计师拥有许多不同的流程和能力;基于互连尺寸和可用材料,在先进封装中利用传统IC设计的能力正变得越来越普遍。封装设计人员正在利用IC设计流程、制造检查和签署机制来设计下一代系统。硅制程尺寸的硅基互连已经成为高级封装设计人员的又一种工具。设计人员可以利用IC设计领域的经典流程和设计能力以及现有的封装设计能力。能够使用可以一起工作的工具来驱动这些流,以及可以跨这些域充当系统规划器或连接管理器的附加工具,这给设计人员带来了明确的优势。正在寻找下一代EDA工具来支持这些设计挑战的设计人员将发现他们需要使用封装和IC设计领域的工具。我们建议,希望完成这些高级设计的用户将需要利用两个设计领域的功能,并使用每个类别中最好的工具完成设计。同样,用户可能需要系统级的单点入口和设计捕获,以及跨整个设计层次管理整体连接性的能力。基于这些工具的流程可以创建,以实现和优化复杂的设计,并满足物理、信号完整性、成本和性能要求。本文将讨论在这些经典设计领域之间的空间中工作的挑战和需求,以及这些能力如何使先进的封装设计向前发展。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信