VLSI processor of parallel genetic algorithm

Y. Choi, Duck-Jin Chung
{"title":"VLSI processor of parallel genetic algorithm","authors":"Y. Choi, Duck-Jin Chung","doi":"10.1109/APASIC.2000.896929","DOIUrl":null,"url":null,"abstract":"In this paper, we proposed a hardware-oriented parallel genetic algorithm processor (GAP). It is a more efficient parallel GAP based on the steady-state GA with modified tournament selection. In addition, our design was applied to the parallelisms of coarse-grain and fine-grain for parallel and distributed processing in the pursuit of even better performance than the single GAP. In this paper, the proposed parallel GAP is implemented on the PCIGEN10K board with two EFP10K100A240-1 devices. The proposed parallel GAP (2-processor) increased the speed of finding the optimal solution by about 50% more than the single GAP.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896929","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 20

Abstract

In this paper, we proposed a hardware-oriented parallel genetic algorithm processor (GAP). It is a more efficient parallel GAP based on the steady-state GA with modified tournament selection. In addition, our design was applied to the parallelisms of coarse-grain and fine-grain for parallel and distributed processing in the pursuit of even better performance than the single GAP. In this paper, the proposed parallel GAP is implemented on the PCIGEN10K board with two EFP10K100A240-1 devices. The proposed parallel GAP (2-processor) increased the speed of finding the optimal solution by about 50% more than the single GAP.
VLSI处理器的并行遗传算法
本文提出了一种面向硬件的并行遗传算法处理器(GAP)。它是一种基于改进比赛选择的稳态遗传算法的更有效的并行GAP。此外,我们的设计还应用于粗粒度和细粒度的并行性,以实现并行和分布式处理,以追求比单一GAP更好的性能。本文采用两个EFP10K100A240-1器件在PCIGEN10K板上实现了所提出的并联GAP。所提出的并行GAP(2处理器)比单个GAP的寻优速度提高了约50%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信