Design of a 200V super junction MOSFET with n-buffer regions and its fabrication by trench filling

Y. Hattori, K. Nakashima, M. Kuwahara, T. Yoshida, S. Yamauchi, H. Yamaguchi
{"title":"Design of a 200V super junction MOSFET with n-buffer regions and its fabrication by trench filling","authors":"Y. Hattori, K. Nakashima, M. Kuwahara, T. Yoshida, S. Yamauchi, H. Yamaguchi","doi":"10.1109/WCT.2004.239903","DOIUrl":null,"url":null,"abstract":"A new super junction trench MOSFET, which has n-buffer regions between trench gates and n columns, was designed and demonstrated. In this structure, the specific on-resistance (R/sub ON/) does not increase as long as the trench gate bottom is covered with the n buffer, even though the gate position shifts from the designed one. The drift region, consisting of p/n columns in the structure, were formed by a trench filling epitaxial method. The fabricated SJ-MOSFET with a fine cell pitch of 4 /spl mu/m showed an RON of 2.3 n/spl Omega/.cm/sup 2/ at a breakdown voltage (V/sub BR/) of 203 V. The R/sub on/ is 35% lower than that of the silicon limit.","PeriodicalId":303825,"journal":{"name":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WCT.2004.239903","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 22

Abstract

A new super junction trench MOSFET, which has n-buffer regions between trench gates and n columns, was designed and demonstrated. In this structure, the specific on-resistance (R/sub ON/) does not increase as long as the trench gate bottom is covered with the n buffer, even though the gate position shifts from the designed one. The drift region, consisting of p/n columns in the structure, were formed by a trench filling epitaxial method. The fabricated SJ-MOSFET with a fine cell pitch of 4 /spl mu/m showed an RON of 2.3 n/spl Omega/.cm/sup 2/ at a breakdown voltage (V/sub BR/) of 203 V. The R/sub on/ is 35% lower than that of the silicon limit.
带n-缓冲区的200V超级结MOSFET的设计与沟槽填充制程
设计并演示了一种新型的超级结沟槽MOSFET,该沟槽栅极和n列之间有n个缓冲区。在这种结构中,只要在沟槽栅极底部覆盖n缓冲器,即使栅极位置从设计位置移动,也不会增加比导通电阻(R/sub ON/)。漂移区由结构中的p/n柱组成,采用沟槽填充外延法形成。制备的SJ-MOSFET具有4 /spl mu/m的细节间距,其RON为2.3 n/spl Omega/。在203v击穿电压(V/sub / BR/)下,cm/sup 2/R/sub /比硅的极限低35%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信