Cognitive radio universal software hardware

George Eichinger, K. Chowdhury, M. Leeser
{"title":"Cognitive radio universal software hardware","authors":"George Eichinger, K. Chowdhury, M. Leeser","doi":"10.1109/DYSPAN.2012.6478139","DOIUrl":null,"url":null,"abstract":"The FPGA is an integral component of a software defined radio (SDR), which provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. The current state of the art in SDR design relies on complete processing of the raw samples at the host computer, thereby impacting time critical tasks. Instead, we propose to move the processing closer to the front-end by interfacing an external FPGA board with the SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 FPGA Development Board connected to an Ettus Research USRP N210 through an HDL framework, with a custom interface to allow flexible data transfer between them and independent programming capability on the two devices. Our test scenario for spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks, indicates significant benefits: CRUSH can implement FFTs at 100× improvement, and can perform a complete sensing cycle 10× faster than legacy SDRs for large FFT sizes that enable wideband sensing. By potentially reducing the load on the host, and allowing a powerful FPGA extension for off the shelf devices, CRUSH will enable advances in both protocol design and radio hardware. For DySPAN we will show a live demonstration of the CRUSH platform performing spectrum sensing. For this demo CRUSH will be receive only and operate in the 50 MHz to 2.2 GHz region. A laptop will be connected to CRUSH via Ethernet and will display the live results via a MATLAB GUI.","PeriodicalId":224818,"journal":{"name":"2012 IEEE International Symposium on Dynamic Spectrum Access Networks","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Symposium on Dynamic Spectrum Access Networks","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DYSPAN.2012.6478139","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

The FPGA is an integral component of a software defined radio (SDR), which provides the needed reconfigurability for dynamically adapting its transceiver and data processing functions. The current state of the art in SDR design relies on complete processing of the raw samples at the host computer, thereby impacting time critical tasks. Instead, we propose to move the processing closer to the front-end by interfacing an external FPGA board with the SDR. Our architecture, called CRUSH, is composed of a Xilinx ML605 FPGA Development Board connected to an Ettus Research USRP N210 through an HDL framework, with a custom interface to allow flexible data transfer between them and independent programming capability on the two devices. Our test scenario for spectrum sensing, a key step in determining channel availability before transmission in dynamic spectrum access networks, indicates significant benefits: CRUSH can implement FFTs at 100× improvement, and can perform a complete sensing cycle 10× faster than legacy SDRs for large FFT sizes that enable wideband sensing. By potentially reducing the load on the host, and allowing a powerful FPGA extension for off the shelf devices, CRUSH will enable advances in both protocol design and radio hardware. For DySPAN we will show a live demonstration of the CRUSH platform performing spectrum sensing. For this demo CRUSH will be receive only and operate in the 50 MHz to 2.2 GHz region. A laptop will be connected to CRUSH via Ethernet and will display the live results via a MATLAB GUI.
认知无线电通用软件硬件
FPGA是软件定义无线电(SDR)的一个组成部分,它提供了动态适应其收发器和数据处理功能所需的可重构性。目前的SDR设计依赖于主机上对原始样本的完整处理,因此影响了时间关键任务。相反,我们建议通过将外部FPGA板与SDR连接来将处理移动到更靠近前端的位置。我们的架构称为CRUSH,由Xilinx ML605 FPGA开发板通过HDL框架连接到Ettus Research USRP N210组成,具有自定义接口,允许它们之间灵活的数据传输和两个设备上的独立编程能力。频谱感知是动态频谱接入网络传输前确定信道可用性的关键步骤,我们的测试场景显示了显著的优势:CRUSH可以实现100倍的FFT改进,并且可以执行比传统sdr快10倍的完整感知周期,用于支持宽带感知的大FFT尺寸。通过潜在地减少主机上的负载,并为现成设备提供强大的FPGA扩展,CRUSH将在协议设计和无线电硬件方面实现进步。对于DySPAN,我们将展示CRUSH平台执行频谱传感的现场演示。在此演示中,CRUSH将仅接收并在50 MHz至2.2 GHz区域内工作。一台笔记本电脑将通过以太网连接到CRUSH,并将通过MATLAB GUI显示实时结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信