Influence of different UTBB SOI technologies on analog parameters

V. Itocazu, V. Sonnenberg, E. Simoen, C. Claeys, J. Martino
{"title":"Influence of different UTBB SOI technologies on analog parameters","authors":"V. Itocazu, V. Sonnenberg, E. Simoen, C. Claeys, J. Martino","doi":"10.1109/SBMICRO.2016.7731356","DOIUrl":null,"url":null,"abstract":"This paper presents an analysis of the influence of the silicon film thickness and the gate dielectric material on analog parameters in Ultra Thin Body and Buried Oxide (UTBB) SOl nMOSFET devices with and without Ground Plane (GP) for two different channel lengths (1μm and 70nm). The analysis is based on experimental data and simulations results. The presence of a GP improves the transconductance in the saturation region due to the strong coupling between front and back gates, but only in devices with thinner silicon film and L = 1μm. Devices with short channel length (70nm) have a strong influence of drain electrical field penetration, improving the analog parameters in devices without Ground Plane. The same effect occurs in devices with a thicker silicon film. Devices with high-κ material as gate dielectric present less influence of the presence of a Ground Plane.","PeriodicalId":113603,"journal":{"name":"2016 31st Symposium on Microelectronics Technology and Devices (SBMicro)","volume":"178 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 31st Symposium on Microelectronics Technology and Devices (SBMicro)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBMICRO.2016.7731356","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This paper presents an analysis of the influence of the silicon film thickness and the gate dielectric material on analog parameters in Ultra Thin Body and Buried Oxide (UTBB) SOl nMOSFET devices with and without Ground Plane (GP) for two different channel lengths (1μm and 70nm). The analysis is based on experimental data and simulations results. The presence of a GP improves the transconductance in the saturation region due to the strong coupling between front and back gates, but only in devices with thinner silicon film and L = 1μm. Devices with short channel length (70nm) have a strong influence of drain electrical field penetration, improving the analog parameters in devices without Ground Plane. The same effect occurs in devices with a thicker silicon film. Devices with high-κ material as gate dielectric present less influence of the presence of a Ground Plane.
不同UTBB SOI技术对模拟参数的影响
本文分析了两种不同通道长度(1μm和70nm)下,硅膜厚度和栅极介质材料对超薄体和埋地氧化物(UTBB) SOl nMOSFET器件模拟参数的影响。分析基于实验数据和仿真结果。由于前后栅极之间的强耦合,GP的存在改善了饱和区域的跨导,但仅适用于硅膜较薄且L = 1μm的器件。短通道长度(70nm)的器件对漏极电场穿透的影响较大,改善了无接地面器件的模拟参数。同样的效果也发生在硅膜较厚的器件上。采用高-κ材料作为栅极介质的器件受接地面的影响较小。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信