Kenichiro Tanaka, T. Morita, H. Umeda, S. Tamura, H. Ishida, M. Ishida, T. Ueda
{"title":"Mechanism of Current-Collapse-Free Operation in E-Mode GaN Gate Injection Transistors Employed for Efficient Power Conversion","authors":"Kenichiro Tanaka, T. Morita, H. Umeda, S. Tamura, H. Ishida, M. Ishida, T. Ueda","doi":"10.1109/CSICS.2016.7751053","DOIUrl":null,"url":null,"abstract":"Due to the superior characteristics of GaN to Si, they can be utilized to drastically increase the efficiency and minimize the size of power converter system. However, there has been a critical issue of the so-called current collapse where ON-state resistance is increased once GaN transistor is exposed to high voltage. From the temperature dependence of the switching characteristics of an enhancement-mode GaN transistor, we found that deep ``hole traps'' play an important role in the current collapse. Based on this finding, we proposed a new device structure where hole emission in the OFF state is compensated by the holes injected from a drain-side pGaN. It was found that the proposed device is free from current collapse up to 800V. In this paper, we proposed the mechanism for the suppression of the current collapse in the proposed GaN transistor.","PeriodicalId":183218,"journal":{"name":"2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2016.7751053","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
Due to the superior characteristics of GaN to Si, they can be utilized to drastically increase the efficiency and minimize the size of power converter system. However, there has been a critical issue of the so-called current collapse where ON-state resistance is increased once GaN transistor is exposed to high voltage. From the temperature dependence of the switching characteristics of an enhancement-mode GaN transistor, we found that deep ``hole traps'' play an important role in the current collapse. Based on this finding, we proposed a new device structure where hole emission in the OFF state is compensated by the holes injected from a drain-side pGaN. It was found that the proposed device is free from current collapse up to 800V. In this paper, we proposed the mechanism for the suppression of the current collapse in the proposed GaN transistor.