A 30GS/s 6bit SiGe ADC with input bandwidth over 18GHz and full data rate interface

Danyu Wu, Lei Zhou, Yinkun Huang, Peng Wang, Jin Wu, Zhi Jin, Xinyu Liu
{"title":"A 30GS/s 6bit SiGe ADC with input bandwidth over 18GHz and full data rate interface","authors":"Danyu Wu, Lei Zhou, Yinkun Huang, Peng Wang, Jin Wu, Zhi Jin, Xinyu Liu","doi":"10.1109/BCTM.2016.7738968","DOIUrl":null,"url":null,"abstract":"In this paper, a time-interleaved 30GS/s 6bit ADC fabricated in 0.18μm SiGe BiCMOS technology has been demonstrated. A bandwidth boosting technique and packaging solution has been proposed which enables the ADC to achieve input bandwidth over 18GHz. A full data rate interface is integrated to transmit all the data in real time. The ADC has a SFDR >35dBc over the entire Nyquist frequency. An effective number of bits (ENOB) above 5.0 are achieved for low frequency input tones, dropping to 3.5 at 16GHz.","PeriodicalId":431327,"journal":{"name":"2016 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BCTM.2016.7738968","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

In this paper, a time-interleaved 30GS/s 6bit ADC fabricated in 0.18μm SiGe BiCMOS technology has been demonstrated. A bandwidth boosting technique and packaging solution has been proposed which enables the ADC to achieve input bandwidth over 18GHz. A full data rate interface is integrated to transmit all the data in real time. The ADC has a SFDR >35dBc over the entire Nyquist frequency. An effective number of bits (ENOB) above 5.0 are achieved for low frequency input tones, dropping to 3.5 at 16GHz.
30GS/s 6位SiGe ADC,输入带宽超过18GHz,全数据速率接口
本文演示了一种采用0.18μm SiGe BiCMOS技术制作的时间交错30GS/s 6位ADC。提出了一种带宽提升技术和封装方案,使ADC的输入带宽达到18GHz以上。集成了全数据速率接口,可实时传输所有数据。ADC在整个奈奎斯特频率上的SFDR >35dBc。低频输入音调的有效位数(ENOB)高于5.0,在16GHz时降至3.5。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信